tree 3e2780eba9c11b3cadcba97c58918fcaddf19e17
parent 01261e24cfab69c65043e1e61168348ae23a64c2
parent 282b9df4e9603bbb5c9cbf3ea60bc393287e8a2f
author Palmer Dabbelt <palmer@rivosinc.com> 1710898258 -0700
committer Palmer Dabbelt <palmer@rivosinc.com> 1710950169 -0700
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmX7BxkTHHBhbG1lckBk
 YWJiZWx0LmNvbQAKCRAuExnzX7sYiWReD/43qIlO480JZKbyWXQhbqZ6fV3PKM6E
 M1AzmfNOAqJgaBDniF7YHBOi+7o9lZMBl5+mnmIR1fxVy9YNgCa1uWzxyukNvStA
 Iip+HdkfGxwmaGFWQO5mEmMq2nVlcM/NAoyfKZj2jqWAYGRzR2hVKvwFmveXmGmo
 /B6k+o9I0nqUpGyJpkaBl2/DNxyOSKTg7I3I/h+2Qkp86YK5i9QfI6GeFDJb63Fv
 bNsAj6LoO02SjbE/cGeDZsaLSEK1SDTbzci3kc6gfq3Jg+86ECsAY/2ZMaJdh+l1
 bRLho1B8Vp9U5qBWbYCbF8XgIj9osCikTW09nasnUp+Tludlt/ttkVgE4bjw5uY3
 jrj85qXk3iciRfCiU1oidqzUdJuSsnMRSTEKcTT7LTju2FPxarB+lmDEz019swX2
 6vTKMnVlvETa/jkx11K5yYP+Jsc2krjoMJr6pWfyZTmIF+AC8AS0w+kDZKxGelW2
 jRkvvqjYbIpQQ4lwpx/b7aThiKMWW7h5x5DE3W49WVsqa2TZybSi9u1/QkJAJ/Gk
 Gopau2PGteAxg/75/d88tLUVt8URDjHQT4yy+4YNQYaH45kALsPXcrC24kKwJoOh
 I2ynZfLw12rYjhzr+bpeJYf9LRysY2ZPKt/AchtI3+uMjBMG/DXrRUjtJnP185S0
 ZDItl3y/O7yVww==
 =iRBF
 -----END PGP SIGNATURE-----

Merge patch series "RISC-V: ACPI: Enable CPPC based cpufreq support"

Sunil V L <sunilvl@ventanamicro.com> says:

This series enables the support for "Collaborative Processor Performance
Control (CPPC) on ACPI based RISC-V platforms. It depends on the
encoding of CPPC registers as defined in RISC-V FFH spec [2].

CPPC is described in the ACPI spec [1]. RISC-V FFH spec required to
enable this, is available at [2].

[1] - https://uefi.org/specs/ACPI/6.5/08_Processor_Configuration_and_Control.html#collaborative-processor-performance-control
[2] - https://github.com/riscv-non-isa/riscv-acpi-ffh/releases/download/v1.0.0/riscv-ffh.pdf

* b4-shazam-merge:
  RISC-V: defconfig: Enable CONFIG_ACPI_CPPC_CPUFREQ
  cpufreq: Move CPPC configs to common Kconfig and add RISC-V
  ACPI: RISC-V: Add CPPC driver

Link: https://lore.kernel.org/r/20240208034414.22579-1-sunilvl@ventanamicro.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>