#ifndef DSI_PHY_10NM_XML
#define DSI_PHY_10NM_XML

/* Autogenerated file, DO NOT EDIT manually!

This file was generated by the rules-ng-ng headergen tool in this git repository:
http://github.com/freedreno/envytools/
git clone https://github.com/freedreno/envytools.git

The rules-ng-ng source files this header was generated from are:
- /home/robclark/src/mesa/mesa/src/freedreno/registers/msm.xml                   (    981 bytes, from 2021-06-05 21:37:42)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/freedreno_copyright.xml   (   1572 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp4.xml              (  20912 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp_common.xml        (   2849 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp5.xml              (  37461 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi.xml               (  15291 bytes, from 2021-06-15 22:36:13)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_v2.xml        (   3236 bytes, from 2021-06-05 21:37:42)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm_8960.xml (   4935 bytes, from 2021-05-21 19:18:08)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm.xml      (   7004 bytes, from 2021-05-21 19:18:08)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_20nm.xml      (   3712 bytes, from 2021-05-21 19:18:08)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_14nm.xml      (   5381 bytes, from 2021-05-21 19:18:08)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_10nm.xml      (   4499 bytes, from 2021-05-21 19:18:08)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_7nm.xml       (  10953 bytes, from 2021-05-21 19:18:08)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_5nm.xml       (  10900 bytes, from 2021-05-21 19:18:08)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/sfpb.xml              (    602 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/mmss_cc.xml           (   1686 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/hdmi/qfprom.xml           (    600 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/hdmi/hdmi.xml             (  41874 bytes, from 2021-02-18 16:45:44)
- /home/robclark/src/mesa/mesa/src/freedreno/registers/edp/edp.xml               (  10416 bytes, from 2021-02-18 16:45:44)

Copyright (C) 2013-2021 by the following authors:
- Rob Clark <robdclark@gmail.com> (robclark)
- Ilia Mirkin <imirkin@alum.mit.edu> (imirkin)

Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:

The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial
portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/


#define REG_DSI_10nm_PHY_CMN_REVISION_ID0			0x00000000

#define REG_DSI_10nm_PHY_CMN_REVISION_ID1			0x00000004

#define REG_DSI_10nm_PHY_CMN_REVISION_ID2			0x00000008

#define REG_DSI_10nm_PHY_CMN_REVISION_ID3			0x0000000c

#define REG_DSI_10nm_PHY_CMN_CLK_CFG0				0x00000010

#define REG_DSI_10nm_PHY_CMN_CLK_CFG1				0x00000014

#define REG_DSI_10nm_PHY_CMN_GLBL_CTRL				0x00000018

#define REG_DSI_10nm_PHY_CMN_RBUF_CTRL				0x0000001c

#define REG_DSI_10nm_PHY_CMN_VREG_CTRL				0x00000020

#define REG_DSI_10nm_PHY_CMN_CTRL_0				0x00000024

#define REG_DSI_10nm_PHY_CMN_CTRL_1				0x00000028

#define REG_DSI_10nm_PHY_CMN_CTRL_2				0x0000002c

#define REG_DSI_10nm_PHY_CMN_LANE_CFG0				0x00000030

#define REG_DSI_10nm_PHY_CMN_LANE_CFG1				0x00000034

#define REG_DSI_10nm_PHY_CMN_PLL_CNTRL				0x00000038

#define REG_DSI_10nm_PHY_CMN_LANE_CTRL0				0x00000098

#define REG_DSI_10nm_PHY_CMN_LANE_CTRL1				0x0000009c

#define REG_DSI_10nm_PHY_CMN_LANE_CTRL2				0x000000a0

#define REG_DSI_10nm_PHY_CMN_LANE_CTRL3				0x000000a4

#define REG_DSI_10nm_PHY_CMN_LANE_CTRL4				0x000000a8

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_0			0x000000ac

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_1			0x000000b0

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_2			0x000000b4

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_3			0x000000b8

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_4			0x000000bc

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_5			0x000000c0

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_6			0x000000c4

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_7			0x000000c8

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_8			0x000000cc

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_9			0x000000d0

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_10			0x000000d4

#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_11			0x000000d8

#define REG_DSI_10nm_PHY_CMN_PHY_STATUS				0x000000ec

#define REG_DSI_10nm_PHY_CMN_LANE_STATUS0			0x000000f4

#define REG_DSI_10nm_PHY_CMN_LANE_STATUS1			0x000000f8

static inline uint32_t REG_DSI_10nm_PHY_LN(uint32_t i0) { return 0x00000000 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_CFG0(uint32_t i0) { return 0x00000000 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_CFG1(uint32_t i0) { return 0x00000004 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_CFG2(uint32_t i0) { return 0x00000008 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_CFG3(uint32_t i0) { return 0x0000000c + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_TEST_DATAPATH(uint32_t i0) { return 0x00000010 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_PIN_SWAP(uint32_t i0) { return 0x00000014 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_HSTX_STR_CTRL(uint32_t i0) { return 0x00000018 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_OFFSET_TOP_CTRL(uint32_t i0) { return 0x0000001c + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_OFFSET_BOT_CTRL(uint32_t i0) { return 0x00000020 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_LPTX_STR_CTRL(uint32_t i0) { return 0x00000024 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_LPRX_CTRL(uint32_t i0) { return 0x00000028 + 0x80*i0; }

static inline uint32_t REG_DSI_10nm_PHY_LN_TX_DCTRL(uint32_t i0) { return 0x0000002c + 0x80*i0; }

#define REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_ONE		0x00000000

#define REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_TWO		0x00000004

#define REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_THREE		0x00000010

#define REG_DSI_10nm_PHY_PLL_DSM_DIVIDER			0x0000001c

#define REG_DSI_10nm_PHY_PLL_FEEDBACK_DIVIDER			0x00000020

#define REG_DSI_10nm_PHY_PLL_SYSTEM_MUXES			0x00000024

#define REG_DSI_10nm_PHY_PLL_CMODE				0x0000002c

#define REG_DSI_10nm_PHY_PLL_CALIBRATION_SETTINGS		0x00000030

#define REG_DSI_10nm_PHY_PLL_BAND_SEL_CAL_SETTINGS_THREE	0x00000054

#define REG_DSI_10nm_PHY_PLL_FREQ_DETECT_SETTINGS_ONE		0x00000064

#define REG_DSI_10nm_PHY_PLL_PFILT				0x0000007c

#define REG_DSI_10nm_PHY_PLL_IFILT				0x00000080

#define REG_DSI_10nm_PHY_PLL_OUTDIV				0x00000094

#define REG_DSI_10nm_PHY_PLL_CORE_OVERRIDE			0x000000a4

#define REG_DSI_10nm_PHY_PLL_CORE_INPUT_OVERRIDE		0x000000a8

#define REG_DSI_10nm_PHY_PLL_PLL_DIGITAL_TIMERS_TWO		0x000000b4

#define REG_DSI_10nm_PHY_PLL_DECIMAL_DIV_START_1		0x000000cc

#define REG_DSI_10nm_PHY_PLL_FRAC_DIV_START_LOW_1		0x000000d0

#define REG_DSI_10nm_PHY_PLL_FRAC_DIV_START_MID_1		0x000000d4

#define REG_DSI_10nm_PHY_PLL_FRAC_DIV_START_HIGH_1		0x000000d8

#define REG_DSI_10nm_PHY_PLL_SSC_STEPSIZE_LOW_1			0x0000010c

#define REG_DSI_10nm_PHY_PLL_SSC_STEPSIZE_HIGH_1		0x00000110

#define REG_DSI_10nm_PHY_PLL_SSC_DIV_PER_LOW_1			0x00000114

#define REG_DSI_10nm_PHY_PLL_SSC_DIV_PER_HIGH_1			0x00000118

#define REG_DSI_10nm_PHY_PLL_SSC_DIV_ADJPER_LOW_1		0x0000011c

#define REG_DSI_10nm_PHY_PLL_SSC_DIV_ADJPER_HIGH_1		0x00000120

#define REG_DSI_10nm_PHY_PLL_SSC_CONTROL			0x0000013c

#define REG_DSI_10nm_PHY_PLL_PLL_OUTDIV_RATE			0x00000140

#define REG_DSI_10nm_PHY_PLL_PLL_LOCKDET_RATE_1			0x00000144

#define REG_DSI_10nm_PHY_PLL_PLL_PROP_GAIN_RATE_1		0x0000014c

#define REG_DSI_10nm_PHY_PLL_PLL_BAND_SET_RATE_1		0x00000154

#define REG_DSI_10nm_PHY_PLL_PLL_INT_GAIN_IFILT_BAND_1		0x0000015c

#define REG_DSI_10nm_PHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1	0x00000164

#define REG_DSI_10nm_PHY_PLL_PLL_LOCK_OVERRIDE			0x00000180

#define REG_DSI_10nm_PHY_PLL_PLL_LOCK_DELAY			0x00000184

#define REG_DSI_10nm_PHY_PLL_CLOCK_INVERTERS			0x0000018c

#define REG_DSI_10nm_PHY_PLL_COMMON_STATUS_ONE			0x000001a0


#endif /* DSI_PHY_10NM_XML */