tree 21d8500e3bd49df0b499dc5a5805cde560703cbb
parent 396bc9d40d694befa1c2c88f9873afc62a189b5f
author Takeshi Kihara <takeshi.kihara.df@renesas.com> 1539330514 +0900
committer Geert Uytterhoeven <geert+renesas@glider.be> 1543915791 +0100

clk: renesas: r8a77990: Correct parent clock of DU

According to the R-Car Gen3 Hardware Manual Rev 1.00, the parent clock
of the DU module clocks on R-Car E3 is S1D1.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Fixes: 3570a2af473789c5 ("clk: renesas: cpg-mssr: Add support for R-Car E3")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Stephen Boyd <sboyd@kernel.org>
Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>