tree b39faf5030637ba07eec3b282eeac9cf1963deb0
parent 30f3ffbee86b576705aabdd9093165a49cd66011
author Sunil V L <sunilvl@ventanamicro.com> 1707363853 +0530
committer Palmer Dabbelt <palmer@rivosinc.com> 1710898255 -0700
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmX6PE8THHBhbG1lckBk
 YWJiZWx0LmNvbQAKCRAuExnzX7sYicdtEACNM+aZr67WR1N78Nft/vjEx6AqSnBC
 a8SIAzfNIg0pvuTj2wu+WQahPJvr2mTnsHnWNpiLsNTquL9KaDSWvIf5B+s2gdMs
 jF9dY3NSh5XSqqeRPsr9sShxptv5e42qjH0fJYcV3wrrurBfB9xQtIPuam5tgQ54
 Gbgk6SPNIG+Rco/IPkVseUEWajfndDPXmMakICCbn4YS7q/wYwhrBrEHgeefmrye
 9eMG1YZ4OZu+na27/bysIaLZEItt+y3FPM2x47GcPj1cWJgiqI70vCOUwXuAK5gN
 xoruvYCH6rM02plFXVRKP5XHirrNfn+049A9LVFm/yyYMeUg20XydTQs/Tg4VSPi
 DpNzUR/p/JtCTS27Q6UKFBXkbnFzS5TrokGaDk280GJosgUboXTLXNzdlA/Xm2GU
 iaqcl66lzgu5ThOHp/gRQwAch/iaLyXq1945FuRjUbkMpR6y2mjLd2Z7CJInXsxJ
 A8C0iudvAvSk9uZ9p04RU2ruS7IAIeQI5FOY7NMRDAzw/+x30Eq8a4UWsT/BvBKh
 lJeAfRvIcBv+Z445sSZKdIbGGelF3s+35xbvVGJcG3ozmKQfCgwPSPwXtI1+Q8ef
 J4I4b1jrxah6OjaTAYegSzrQGxAUqgZ1CYR1d9IcZQbjDKs48uBUNUUcfVlY/8lg
 GifG6o20S/qiWA==
 =3OBj
 -----END PGP SIGNATURE-----

cpufreq: Move CPPC configs to common Kconfig and add RISC-V

CPPC related config options are currently defined only in ARM specific
file. However, they are required for RISC-V as well. Instead of creating
a new Kconfig.riscv file and duplicating them, move them to the common
Kconfig file and enable RISC-V too.

Signed-off-by: Sunil V L <sunilvl@ventanamicro.com>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Reviewed-by: Pierre Gondois <pierre.gondois@arm.com>
Acked-by: Rafael J. Wysocki <rafael@kernel.org>
Acked-by: Sudeep Holla <sudeep.holla@arm.com>
Link: https://lore.kernel.org/r/20240208034414.22579-3-sunilvl@ventanamicro.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>