)]}'
{
  "id": "bcc1fb8055c61d35566a62ecec708caa4078a65e",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "71c5a40da3203d0a2268dd7beed9f0e0d2cf3e20",
      "name": "fpga-bridge.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "576f1945eacd9c0a26544ae1ee21defe55d17656",
      "name": "fpga-mgr.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "b5484df6ff0f50d5833418fa1739ec1733ba9632",
      "name": "fpga-programming.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "0529b2d2231a74d07b7a55acc2ce78a28e27bd15",
      "name": "fpga-region.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "31a4773bd2e6c864740c2b67f727fb9be9e64dc5",
      "name": "index.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f54c7dabcc7dbe40d4b1a9adf1d3230228515518",
      "name": "intro.rst"
    }
  ]
}