| // SPDX-License-Identifier: (GPL-2.0 OR MIT) |
| /* |
| * Copyright (C) 2019 Zodiac Inflight Innovations |
| */ |
| |
| #include "imx8mq.dtsi" |
| |
| / { |
| aliases { |
| mdio-gpio0 = &mdio0; |
| rtc0 = &ds1341; |
| }; |
| |
| chosen { |
| stdout-path = &uart1; |
| }; |
| |
| mdio0: bitbang-mdio { |
| compatible = "virtual,mdio-gpio"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_mdio_bitbang>, <&pinctrl_fec1_phy_reset>; |
| gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>, /* MDC */ |
| <&gpio1 14 GPIO_ACTIVE_HIGH>; /* MDIO */ |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| phy0: ethernet-phy@0 { |
| reg = <0>; |
| reset-gpios = <&gpio1 29 GPIO_ACTIVE_LOW>; |
| }; |
| }; |
| |
| pcie0_refclk: clock-pcie0-refclk { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <100000000>; |
| }; |
| |
| pcie1_refclk: clock-pcie1-refclk { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <100000000>; |
| }; |
| |
| reg_12p0_main: regulator-12p0-main { |
| compatible = "regulator-fixed"; |
| regulator-name = "12V_MAIN"; |
| regulator-min-microvolt = <12000000>; |
| regulator-max-microvolt = <12000000>; |
| regulator-always-on; |
| }; |
| |
| reg_5p0_main: regulator-5p0-main { |
| compatible = "regulator-fixed"; |
| vin-supply = <®_12p0_main>; |
| regulator-name = "5V_MAIN"; |
| regulator-min-microvolt = <5000000>; |
| regulator-max-microvolt = <5000000>; |
| regulator-always-on; |
| }; |
| |
| reg_3p3_main: regulator-3p3-main { |
| compatible = "regulator-fixed"; |
| vin-supply = <®_12p0_main>; |
| regulator-name = "3V3_MAIN"; |
| regulator-min-microvolt = <3300000>; |
| regulator-max-microvolt = <3300000>; |
| regulator-always-on; |
| }; |
| |
| reg_gen_3p3: regulator-gen-3p3 { |
| compatible = "regulator-fixed"; |
| vin-supply = <®_3p3_main>; |
| regulator-name = "GEN_3V3"; |
| regulator-min-microvolt = <3300000>; |
| regulator-max-microvolt = <3300000>; |
| regulator-always-on; |
| }; |
| |
| reg_usdhc2_vmmc: regulator-vsd-3v3 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_reg_usdhc2>; |
| compatible = "regulator-fixed"; |
| vin-supply = <®_gen_3p3>; |
| regulator-name = "3V3_SD"; |
| regulator-min-microvolt = <3300000>; |
| regulator-max-microvolt = <3300000>; |
| gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; |
| enable-active-high; |
| }; |
| |
| reg_arm: regulator-arm { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_reg_arm>; |
| compatible = "regulator-gpio"; |
| vin-supply = <®_12p0_main>; |
| regulator-name = "0V9_ARM"; |
| regulator-min-microvolt = <900000>; |
| regulator-max-microvolt = <1000000>; |
| gpios = <&gpio3 16 GPIO_ACTIVE_HIGH>; |
| states = <1000000 0x1 |
| 900000 0x0>; |
| regulator-always-on; |
| }; |
| |
| cs2000_ref: cs2000-ref { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <24576000>; |
| }; |
| |
| cs2000_in_dummy: cs2000-in-dummy { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| }; |
| |
| &A53_0 { |
| cpu-supply = <®_arm>; |
| }; |
| |
| &A53_1 { |
| cpu-supply = <®_arm>; |
| }; |
| |
| &A53_2 { |
| cpu-supply = <®_arm>; |
| }; |
| |
| &A53_3 { |
| cpu-supply = <®_arm>; |
| }; |
| |
| &fec1 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_fec1>; |
| |
| phy-handle = <&phy0>; |
| phy-mode = "rmii"; |
| status = "okay"; |
| |
| mdio { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-frequency = <12500000>; |
| suppress-preamble; |
| status = "okay"; |
| |
| switch: switch@0 { |
| compatible = "marvell,mv88e6085"; |
| pinctrl-0 = <&pinctrl_switch_irq>; |
| pinctrl-names = "default"; |
| reg = <0>; |
| dsa,member = <0 0>; |
| eeprom-length = <512>; |
| interrupt-parent = <&gpio1>; |
| interrupts = <15 IRQ_TYPE_LEVEL_LOW>; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@0 { |
| reg = <0>; |
| label = "gigabit_proc"; |
| phy-handle = <&switchphy0>; |
| }; |
| |
| port@1 { |
| reg = <1>; |
| label = "netaux"; |
| phy-handle = <&switchphy1>; |
| }; |
| |
| port@2 { |
| reg = <2>; |
| label = "cpu"; |
| ethernet = <&fec1>; |
| |
| fixed-link { |
| speed = <100>; |
| full-duplex; |
| }; |
| }; |
| |
| port@3 { |
| reg = <3>; |
| label = "netright"; |
| phy-handle = <&switchphy3>; |
| }; |
| |
| port@4 { |
| reg = <4>; |
| label = "netleft"; |
| phy-handle = <&switchphy4>; |
| }; |
| }; |
| |
| mdio { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| switchphy0: switchphy@0 { |
| reg = <0>; |
| interrupt-parent = <&switch>; |
| interrupts = <0 IRQ_TYPE_LEVEL_HIGH>; |
| }; |
| |
| switchphy1: switchphy@1 { |
| reg = <1>; |
| interrupt-parent = <&switch>; |
| interrupts = <1 IRQ_TYPE_LEVEL_HIGH>; |
| }; |
| |
| switchphy2: switchphy@2 { |
| reg = <2>; |
| interrupt-parent = <&switch>; |
| interrupts = <2 IRQ_TYPE_LEVEL_HIGH>; |
| }; |
| |
| switchphy3: switchphy@3 { |
| reg = <3>; |
| interrupt-parent = <&switch>; |
| interrupts = <3 IRQ_TYPE_LEVEL_HIGH>; |
| }; |
| |
| switchphy4: switchphy@4 { |
| reg = <4>; |
| interrupt-parent = <&switch>; |
| interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; |
| }; |
| }; |
| }; |
| }; |
| }; |
| |
| &gpio3 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_gpio3_hog>; |
| |
| usb-emulation-hog { |
| gpio-hog; |
| gpios = <10 GPIO_ACTIVE_HIGH>; |
| output-low; |
| line-name = "usb-emulation"; |
| }; |
| |
| usb-mode1-hog { |
| gpio-hog; |
| gpios = <11 GPIO_ACTIVE_HIGH>; |
| output-high; |
| line-name = "usb-mode1"; |
| }; |
| |
| usb-pwr-hog { |
| gpio-hog; |
| gpios = <12 GPIO_ACTIVE_LOW>; |
| output-high; |
| line-name = "usb-pwr-ctrl-en-n"; |
| }; |
| |
| usb-mode2-hog { |
| gpio-hog; |
| gpios = <13 GPIO_ACTIVE_HIGH>; |
| output-high; |
| line-name = "usb-mode2"; |
| }; |
| }; |
| |
| &i2c1 { |
| clock-frequency = <400000>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_i2c1>; |
| status = "okay"; |
| |
| accelerometer@1c { |
| compatible = "fsl,mma8451"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_accel>; |
| reg = <0x1c>; |
| interrupt-parent = <&gpio3>; |
| interrupts = <20 IRQ_TYPE_LEVEL_LOW>; |
| interrupt-names = "INT2"; |
| vdd-supply = <®_gen_3p3>; |
| vddio-supply = <®_gen_3p3>; |
| }; |
| |
| ucs1002: charger@32 { |
| compatible = "microchip,ucs1002"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_ucs1002>; |
| reg = <0x32>; |
| interrupt-parent = <&gpio3>; |
| interrupts = <17 IRQ_TYPE_EDGE_BOTH>, |
| <18 IRQ_TYPE_EDGE_FALLING>; |
| interrupt-names = "a_det", "alert"; |
| }; |
| |
| hpa2: amp@60 { |
| compatible = "ti,tpa6130a2"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_tpa2>; |
| reg = <0x60>; |
| power-gpio = <&gpio1 8 GPIO_ACTIVE_HIGH>; |
| Vdd-supply = <®_5p0_main>; |
| sound-name-prefix = "HPA2"; |
| }; |
| }; |
| |
| &i2c2 { |
| clock-frequency = <400000>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_i2c2>; |
| status = "okay"; |
| |
| pmic@8 { |
| compatible = "fsl,pfuze100"; |
| reg = <0x8>; |
| |
| regulators { |
| sw1a_reg: sw1ab { |
| regulator-min-microvolt = <825000>; |
| regulator-max-microvolt = <1100000>; |
| }; |
| |
| sw1c_reg: sw1c { |
| regulator-min-microvolt = <825000>; |
| regulator-max-microvolt = <1100000>; |
| }; |
| |
| sw2_reg: sw2 { |
| regulator-min-microvolt = <1100000>; |
| regulator-max-microvolt = <1100000>; |
| regulator-always-on; |
| }; |
| |
| sw3a_reg: sw3ab { |
| regulator-min-microvolt = <825000>; |
| regulator-max-microvolt = <1100000>; |
| regulator-always-on; |
| }; |
| |
| sw4_reg: sw4 { |
| regulator-min-microvolt = <1800000>; |
| regulator-max-microvolt = <1800000>; |
| regulator-always-on; |
| }; |
| |
| swbst_reg: swbst { |
| regulator-min-microvolt = <5000000>; |
| regulator-max-microvolt = <5150000>; |
| }; |
| |
| snvs_reg: vsnvs { |
| regulator-min-microvolt = <1000000>; |
| regulator-max-microvolt = <3000000>; |
| regulator-always-on; |
| }; |
| |
| vref_reg: vrefddr { |
| regulator-always-on; |
| }; |
| |
| vgen1_reg: vgen1 { |
| regulator-min-microvolt = <800000>; |
| regulator-max-microvolt = <1550000>; |
| }; |
| |
| vgen2_reg: vgen2 { |
| regulator-min-microvolt = <850000>; |
| regulator-max-microvolt = <975000>; |
| regulator-always-on; |
| }; |
| |
| vgen3_reg: vgen3 { |
| regulator-min-microvolt = <1675000>; |
| regulator-max-microvolt = <1975000>; |
| regulator-always-on; |
| }; |
| |
| vgen4_reg: vgen4 { |
| regulator-min-microvolt = <1625000>; |
| regulator-max-microvolt = <1875000>; |
| regulator-always-on; |
| }; |
| |
| vgen5_reg: vgen5 { |
| regulator-min-microvolt = <3075000>; |
| regulator-max-microvolt = <3625000>; |
| regulator-always-on; |
| }; |
| |
| vgen6_reg: vgen6 { |
| regulator-min-microvolt = <1800000>; |
| regulator-max-microvolt = <3300000>; |
| }; |
| }; |
| }; |
| |
| codec1: codec@18 { |
| compatible = "ti,tlv320dac3100"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_codec1>; |
| reg = <0x18>; |
| #sound-dai-cells = <0>; |
| HPVDD-supply = <®_gen_3p3>; |
| SPRVDD-supply = <®_gen_3p3>; |
| SPLVDD-supply = <®_gen_3p3>; |
| AVDD-supply = <®_gen_3p3>; |
| IOVDD-supply = <®_gen_3p3>; |
| DVDD-supply = <&vgen4_reg>; |
| reset-gpios = <&gpio3 3 GPIO_ACTIVE_LOW>; |
| }; |
| |
| eeprom@54 { |
| compatible = "atmel,24c128"; |
| reg = <0x54>; |
| }; |
| |
| hpa1: amp@60 { |
| compatible = "ti,tpa6130a2"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_tpa1>; |
| reg = <0x60>; |
| power-gpio = <&gpio4 10 GPIO_ACTIVE_HIGH>; |
| Vdd-supply = <®_5p0_main>; |
| sound-name-prefix = "HPA1"; |
| }; |
| |
| ds1341: rtc@68 { |
| compatible = "dallas,ds1341"; |
| reg = <0x68>; |
| }; |
| }; |
| |
| &i2c3 { |
| clock-frequency = <100000>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_i2c3>; |
| status = "okay"; |
| |
| usbhub: usbhub@2c { |
| compatible ="microchip,usb2513b"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_usbhub>; |
| reg = <0x2c>; |
| reset-gpios = <&gpio3 25 GPIO_ACTIVE_LOW>; |
| }; |
| |
| watchdog@38 { |
| compatible = "zii,rave-wdt"; |
| reg = <0x38>; |
| }; |
| |
| cs2000: clkgen@4e { |
| compatible = "cirrus,cs2000-cp"; |
| reg = <0x4e>; |
| #clock-cells = <0>; |
| clock-names = "clk_in", "ref_clk"; |
| clocks = <&cs2000_in_dummy>, <&cs2000_ref>; |
| assigned-clocks = <&cs2000>; |
| assigned-clock-rates = <24000000>; |
| }; |
| }; |
| |
| &i2c4 { |
| clock-frequency = <400000>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_i2c4>; |
| status = "okay"; |
| }; |
| |
| &sai2 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_sai2>; |
| status = "okay"; |
| }; |
| |
| &uart1 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_uart1>; |
| status = "okay"; |
| }; |
| |
| &uart2 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_uart2>; |
| status = "okay"; |
| |
| rave-sp { |
| compatible = "zii,rave-sp-rdu2"; |
| current-speed = <1000000>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| |
| watchdog { |
| compatible = "zii,rave-sp-watchdog"; |
| }; |
| |
| backlight { |
| compatible = "zii,rave-sp-backlight"; |
| }; |
| |
| pwrbutton { |
| compatible = "zii,rave-sp-pwrbutton"; |
| }; |
| |
| eeprom@a3 { |
| compatible = "zii,rave-sp-eeprom"; |
| reg = <0xa3 0x4000>; |
| zii,eeprom-name = "dds-eeprom"; |
| }; |
| |
| eeprom@a4 { |
| compatible = "zii,rave-sp-eeprom"; |
| reg = <0xa4 0x4000>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| zii,eeprom-name = "main-eeprom"; |
| }; |
| }; |
| }; |
| |
| &usb3_phy0 { |
| vbus-supply = <&ucs1002>; |
| status = "okay"; |
| }; |
| |
| &usb_dwc3_0 { |
| dr_mode = "host"; |
| maximum-speed = "high-speed"; |
| status = "okay"; |
| }; |
| |
| &usb3_phy1 { |
| vbus-supply = <®_5p0_main>; |
| status = "okay"; |
| }; |
| |
| &usb_dwc3_1 { |
| dr_mode = "host"; |
| maximum-speed = "high-speed"; |
| status = "okay"; |
| }; |
| |
| &pcie0 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_pcie0>; |
| reset-gpio = <&gpio1 3 GPIO_ACTIVE_LOW>; |
| clocks = <&clk IMX8MQ_CLK_PCIE1_ROOT>, |
| <&clk IMX8MQ_CLK_PCIE1_AUX>, |
| <&clk IMX8MQ_CLK_PCIE1_PHY>, |
| <&pcie0_refclk>; |
| clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus"; |
| status = "okay"; |
| }; |
| |
| &pcie1 { |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_pcie1>; |
| reset-gpio = <&gpio1 6 GPIO_ACTIVE_LOW>; |
| clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>, |
| <&clk IMX8MQ_CLK_PCIE2_AUX>, |
| <&clk IMX8MQ_CLK_PCIE2_PHY>, |
| <&pcie1_refclk>; |
| clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus"; |
| status = "okay"; |
| }; |
| |
| &pgc_gpu { |
| power-supply = <&sw1a_reg>; |
| }; |
| |
| &pgc_vpu { |
| power-supply = <&sw1c_reg>; |
| }; |
| |
| &usdhc1 { |
| assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>; |
| assigned-clock-rates = <400000000>; |
| pinctrl-names = "default", "state_100mhz", "state_200mhz"; |
| pinctrl-0 = <&pinctrl_usdhc1>; |
| pinctrl-1 = <&pinctrl_usdhc1_100mhz>; |
| pinctrl-2 = <&pinctrl_usdhc1_200mhz>; |
| vqmmc-supply = <&sw4_reg>; |
| bus-width = <8>; |
| non-removable; |
| no-sd; |
| no-sdio; |
| status = "okay"; |
| }; |
| |
| &usdhc2 { |
| assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>; |
| assigned-clock-rates = <200000000>; |
| pinctrl-names = "default", "state_100mhz", "state_200mhz"; |
| pinctrl-0 = <&pinctrl_usdhc2>; |
| pinctrl-1 = <&pinctrl_usdhc2_100mhz>; |
| pinctrl-2 = <&pinctrl_usdhc2_200mhz>; |
| cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; |
| vmmc-supply = <®_usdhc2_vmmc>; |
| status = "okay"; |
| }; |
| |
| &snvs_rtc { |
| status = "disabled"; |
| }; |
| |
| &iomuxc { |
| pinctrl_accel: accelgrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SAI5_RXC_GPIO3_IO20 0x41 |
| >; |
| }; |
| |
| pinctrl_codec1: dac1grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3 0x41 |
| >; |
| }; |
| |
| pinctrl_fec1: fec1grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC 0x3 |
| MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO 0x23 |
| MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f |
| MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f |
| MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91 |
| MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91 |
| MX8MQ_IOMUXC_ENET_TD2_ENET1_TX_CLK 0x1f |
| MX8MQ_IOMUXC_ENET_RXC_ENET1_RX_ER 0x91 |
| MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91 |
| MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f |
| >; |
| }; |
| |
| pinctrl_fec1_phy_reset: fec1phyresetgrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_ENET_RD3_GPIO1_IO29 0x11 |
| >; |
| }; |
| |
| pinctrl_gpio3_hog: gpio3hoggrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_NAND_DATA04_GPIO3_IO10 0x6 |
| MX8MQ_IOMUXC_NAND_DATA05_GPIO3_IO11 0x6 |
| MX8MQ_IOMUXC_NAND_DATA06_GPIO3_IO12 0x6 |
| MX8MQ_IOMUXC_NAND_DATA07_GPIO3_IO13 0x6 |
| >; |
| }; |
| |
| pinctrl_i2c1: i2c1grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL 0x40000022 |
| MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA 0x400000a2 |
| >; |
| }; |
| |
| pinctrl_i2c2: i2c2grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL 0x40000022 |
| MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA 0x400000a2 |
| >; |
| }; |
| |
| pinctrl_i2c3: i2c3grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL 0x40000022 |
| MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA 0x400000a2 |
| >; |
| }; |
| |
| pinctrl_i2c4: i2c4grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_I2C4_SCL_I2C4_SCL 0x40000022 |
| MX8MQ_IOMUXC_I2C4_SDA_I2C4_SDA 0x400000a2 |
| >; |
| }; |
| |
| pinctrl_mdio_bitbang: bitbangmdiogrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_GPIO1_IO13_GPIO1_IO13 0x44 |
| MX8MQ_IOMUXC_GPIO1_IO14_GPIO1_IO14 0x64 |
| >; |
| }; |
| |
| pinctrl_pcie0: pcie0grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_UART4_RXD_PCIE1_CLKREQ_B 0x66 |
| MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x6 |
| >; |
| }; |
| |
| pinctrl_pcie1: pcie1grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_UART4_TXD_PCIE2_CLKREQ_B 0x66 |
| MX8MQ_IOMUXC_GPIO1_IO06_GPIO1_IO6 0x6 |
| >; |
| }; |
| |
| pinctrl_reg_arm: regarmgrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_NAND_READY_B_GPIO3_IO16 0x19 |
| >; |
| }; |
| |
| pinctrl_reg_usdhc2: regusdhc2grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41 |
| >; |
| }; |
| |
| pinctrl_sai2: sai2grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC 0xd6 |
| MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK 0xd6 |
| MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0 0xd6 |
| >; |
| }; |
| |
| pinctrl_switch_irq: switchgrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x41 |
| >; |
| }; |
| |
| pinctrl_tpa1: tpa6130-1grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SAI1_TXFS_GPIO4_IO10 0x41 |
| >; |
| }; |
| |
| pinctrl_tpa2: tpa6130-2grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x41 |
| >; |
| }; |
| |
| pinctrl_ts: tsgrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x96 |
| MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12 0x96 |
| >; |
| }; |
| |
| pinctrl_uart1: uart1grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX 0x49 |
| MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX 0x49 |
| >; |
| }; |
| |
| pinctrl_uart2: uart2grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_UART2_RXD_UART2_DCE_RX 0x49 |
| MX8MQ_IOMUXC_UART2_TXD_UART2_DCE_TX 0x49 |
| >; |
| }; |
| |
| pinctrl_ucs1002: ucs1002grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17 0x41 |
| MX8MQ_IOMUXC_NAND_WP_B_GPIO3_IO18 0x41 |
| >; |
| }; |
| |
| pinctrl_usbhub: usbhubgrp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SAI5_MCLK_GPIO3_IO25 0x41 |
| >; |
| }; |
| |
| pinctrl_usdhc1: usdhc1grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x83 |
| MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xc3 |
| MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xc3 |
| MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x83 |
| MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 |
| >; |
| }; |
| |
| pinctrl_usdhc1_100mhz: usdhc1-100grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x8d |
| MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xcd |
| MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xcd |
| MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xcd |
| MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xcd |
| MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xcd |
| MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xcd |
| MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xcd |
| MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xcd |
| MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xcd |
| MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x8d |
| MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 |
| >; |
| }; |
| |
| pinctrl_usdhc1_200mhz: usdhc1-200grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x9f |
| MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xdf |
| MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xdf |
| MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xdf |
| MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xdf |
| MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xdf |
| MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xdf |
| MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xdf |
| MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xdf |
| MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xdf |
| MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x9f |
| MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 |
| >; |
| }; |
| |
| pinctrl_usdhc2: usdhc2grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x83 |
| MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc3 |
| MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc3 |
| MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc3 |
| MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc3 |
| MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc3 |
| MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 |
| >; |
| }; |
| |
| pinctrl_usdhc2_100mhz: usdhc2-100grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85 |
| MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5 |
| MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc5 |
| MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc5 |
| MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc5 |
| MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc5 |
| MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 |
| >; |
| }; |
| |
| pinctrl_usdhc2_200mhz: usdhc2-200grp { |
| fsl,pins = < |
| MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87 |
| MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7 |
| MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc7 |
| MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc7 |
| MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc7 |
| MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc7 |
| MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 |
| >; |
| }; |
| }; |
