tree 041395168f069b9e5b1cfe7440a4e9e8069cda57
parent 9e98c678c2d6ae3a17cb2de55d17f69dddaa231b
parent 691dc382769e350d4bc6f90a8edcacf7f8863d70
author Stephen Boyd <sboyd@kernel.org> 1555705258 -0700
committer Stephen Boyd <sboyd@kernel.org> 1555705258 -0700
mergetag object 691dc382769e350d4bc6f90a8edcacf7f8863d70
 type commit
 tag clk-v5.2-samsung
 tagger Sylwester Nawrocki <s.nawrocki@samsung.com> 1555666718 +0200
 
 clk/samsung updates for 5.2
 
 Addition of ADC clock definition for Exynos 5410 SoC (Odroid XU).
 -----BEGIN PGP SIGNATURE-----
 
 iQJLBAABCAA1FiEEujTcHEnaPOkZ6f78TVsgp4CceosFAly5lykXHHMubmF3cm9j
 a2lAc2Ftc3VuZy5jb20ACgkQTVsgp4CceovrGxAAnJNeJEZTMYbKQibLR3Ob3mWq
 2gBh0MdNOEgt9GRLInWqLx4ApiYnrq6umnUafiN0L6I5NswgirHom8mKnlKjkviy
 XCBicml6Y04kGr6p8njrhV0xZMGNZn7fINRRb6qP06WEZru0/79Nlz90wKSkAXs1
 6ANERg9/ZcypiWJZdLzyMuAtVq/VIp5PC+2wwI/NSVZTQauHJnX3TFwDln7RKhQh
 dANGoW1qHxfBaYU5HHm/djRODXhSbGHFeuRQLgpCHXlimkFU2RsVBzP1qU96j6uy
 lKectY5AKWTUJjCjyTPu+J/SgWW7zE2aebgrETvIuRB+4oa4Oq1CL5y27cIjN9Nz
 uh2xeuGiZ7wyXiQa4suwCGAj1mDe1S46IzaCOnNZhIs6V6YzGOxs7/X3VKR3rWF5
 SLANRr6hhmFIL/YtXYuWTzh9T59yo0MGY1IJI6HBSIvE8YTDf0mtB2z1HxukM8x5
 TEwRdVPro/+nLFNZ4kj2PWgBn7EEfViDiGQ9gNVCzpVs4j1iastNjEPvBB3UF6x0
 w+UatZf2B10iC6pT8evZyMP/BC6nfsvqccUMySb5ohECVh+K7wWeRoFomPnGTEqe
 E/M2Hx9ZaOVZ6P2DY8m1rKKw2XWHa+3GC5kSWZD6uR8N5zf8XO9AXwrMWUX9GPIv
 Xbm3mg7EuxNZECOd0ng=
 =Z2bE
 -----END PGP SIGNATURE-----

Merge tag 'clk-v5.2-samsung' of https://git.kernel.org/pub/scm/linux/kernel/git/snawrocki/clk into clk-samsung

Pull Samsung clk driver updates from Sylwester Nawrocki:

 - Addition of ADC clock definition for Exynos 5410 SoC (Odroid XU)

* tag 'clk-v5.2-samsung' of https://git.kernel.org/pub/scm/linux/kernel/git/snawrocki/clk:
  clk: samsung: exynos5410: Add gate clock for ADC
  clk: samsung: dt-bindings: Add ADC clock ID to Exynos5410
  clk: samsung: dt-bindings: Put CLK_UART3 in order