tree 1363a55570507ce458a53aee3e6d03729a0c5791
parent 917ce29ef559630cfeaea5b05f93d8744a6e9d97
author Serge Semin <Sergey.Semin@baikalelectronics.ru> 1600601002 +0300
committer Mark Brown <broonie@kernel.org> 1601393835 +0100
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQFHBAABCgAxFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAl9zVKsTHGJyb29uaWVA
 a2VybmVsLm9yZwAKCRAk1otyXVSH0E2AB/9vB1QtDPiBgSPHKRAAyAXPf9fn5I2P
 lX9+5PuZ8vsxFwZEnFhS58v4IWIpre5nfITKzZUZY0GeBTyOfOI9PiPeQvkcLGQn
 0tn09Nx6SlJZggyV891hl7Pc5ygRNfvFShXTibEA09J8ZCTXVRTnDMBI5dHzyOto
 wAiH1iDJHWzS222yD7wxWikh3WFRajCmPTVQe4ca0fvNnER1L3oJR9LLRz1gHSs8
 21HecZJXiPEMxafB2jwaAs3BqmfsBHLQ+zQPd4+oeVPbmqMVZj/8paiJgj7S3svt
 7enWc4/AjpXr64BO8QKAHN274PEe0ODsQ+hJ9RbsXiWSYucjemZXhgGE
 =O5CL
 -----END PGP SIGNATURE-----

spi: dw-dma: Add one-by-one SG list entries transfer

In case if at least one of the requested DMA engine channels doesn't
support the hardware accelerated SG list entries traverse, the DMA driver
will most likely work that around by performing the IRQ-based SG list
entries resubmission. That might and will cause a problem if the DMA Tx
channel is recharged and re-executed before the Rx DMA channel. Due to
non-deterministic IRQ-handler execution latency the DMA Tx channel will
start pushing data to the SPI bus before the Rx DMA channel is even
reinitialized with the next inbound SG list entry. By doing so the DMA
Tx channel will implicitly start filling the DW APB SSI Rx FIFO up, which
while the DMA Rx channel being recharged and re-executed will eventually
be overflown.

In order to solve the problem we have to feed the DMA engine with SG
list entries one-by-one. It shall keep the DW APB SSI Tx and Rx FIFOs
synchronized and prevent the Rx FIFO overflow. Since in general the SPI
tx_sg and rx_sg lists may have different number of entries of different
lengths (though total length should match) we virtually split the
SG-lists to the set of DMA transfers, which length is a minimum of the
ordered SG-entries lengths.

The solution described above is only executed if a full-duplex SPI
transfer is requested and the DMA engine hasn't provided channels with
hardware accelerated SG list traverse capability to handle both SG
lists at once.

Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
Suggested-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Link: https://lore.kernel.org/r/20200920112322.24585-12-Sergey.Semin@baikalelectronics.ru
Signed-off-by: Mark Brown <broonie@kernel.org>