// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
 * Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics.
 */
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/stm32mp1-clks.h>
#include <dt-bindings/reset/stm32mp1-resets.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-a7";
			clock-frequency = <650000000>;
			device_type = "cpu";
			reg = <0>;
		};
	};

	arm-pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-affinity = <&cpu0>;
		interrupt-parent = <&intc>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	intc: interrupt-controller@a0021000 {
		compatible = "arm,cortex-a7-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0xa0021000 0x1000>,
		      <0xa0022000 0x2000>;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
		interrupt-parent = <&intc>;
		arm,no-tick-in-suspend;
	};

	clocks {
		clk_hse: clk-hse {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <24000000>;
		};

		clk_hsi: clk-hsi {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <64000000>;
		};

		clk_lse: clk-lse {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <32768>;
		};

		clk_lsi: clk-lsi {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <32000>;
		};

		clk_csi: clk-csi {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <4000000>;
		};
	};

	thermal-zones {
		cpu_thermal: cpu-thermal {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&dts>;

			trips {
				cpu_alert1: cpu-alert1 {
					temperature = <85000>;
					hysteresis = <0>;
					type = "passive";
				};

				cpu-crit {
					temperature = <120000>;
					hysteresis = <0>;
					type = "critical";
				};
			};

			cooling-maps {
			};
		};
	};

	booster: regulator-booster {
		compatible = "st,stm32mp1-booster";
		st,syscfg = <&syscfg>;
		status = "disabled";
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		interrupt-parent = <&intc>;
		ranges;

		ipcc: mailbox@4c001000 {
			compatible = "st,stm32mp1-ipcc";
			#mbox-cells = <1>;
			reg = <0x4c001000 0x400>;
			st,proc-id = <0>;
			interrupts-extended =
				<&exti 61 1>,
				<&intc GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "rx", "tx";
			clocks = <&rcc IPCC>;
			wakeup-source;
			status = "disabled";
		};

		rcc: rcc@50000000 {
			compatible = "st,stm32mp1-rcc", "syscon";
			reg = <0x50000000 0x1000>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		pwr_regulators: pwr@50001000 {
			compatible = "st,stm32mp1,pwr-reg";
			reg = <0x50001000 0x10>;

			reg11: reg11 {
				regulator-name = "reg11";
				regulator-min-microvolt = <1100000>;
				regulator-max-microvolt = <1100000>;
			};

			reg18: reg18 {
				regulator-name = "reg18";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			usb33: usb33 {
				regulator-name = "usb33";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
			};
		};

		pwr_mcu: pwr_mcu@50001014 {
			compatible = "st,stm32mp151-pwr-mcu", "syscon";
			reg = <0x50001014 0x4>;
		};

		exti: interrupt-controller@5000d000 {
			compatible = "st,stm32mp1-exti", "syscon";
			interrupt-controller;
			#interrupt-cells = <2>;
			reg = <0x5000d000 0x400>;
			interrupts-extended =
				<&intc GIC_SPI 6   IRQ_TYPE_LEVEL_HIGH>,	/* EXTI_0 */
				<&intc GIC_SPI 7   IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 8   IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 9   IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 10  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 23  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 64  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 65  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 66  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 67  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 40  IRQ_TYPE_LEVEL_HIGH>,	/* EXTI_10 */
				<&intc GIC_SPI 42  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 76  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 77  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 1   IRQ_TYPE_LEVEL_HIGH>,
				<0>,
				<0>,
				<&intc GIC_SPI 3   IRQ_TYPE_LEVEL_HIGH>,
				<0>,						/* EXTI_20 */
				<&intc GIC_SPI 31  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 33  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 72  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 95  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 37  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 38  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 39  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 71  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 52  IRQ_TYPE_LEVEL_HIGH>,	/* EXTI_30 */
				<&intc GIC_SPI 53  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 82  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 83  IRQ_TYPE_LEVEL_HIGH>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,						/* EXTI_40 */
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<&intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 93  IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
				<0>,
				<&intc GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,	/* EXTI_50 */
				<0>,
				<&intc GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
				<&intc GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,						/* EXTI_60 */
				<&intc GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
				<0>,
				<0>,
				<0>,
				<&intc GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
				<0>,
				<0>,
				<&intc GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
				<0>,
				<&intc GIC_SPI 62  IRQ_TYPE_LEVEL_HIGH>,	/* EXTI_70 */
				<0>,
				<0>,
				<&intc GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
		};

		syscfg: syscon@50020000 {
			compatible = "st,stm32mp157-syscfg", "syscon";
			reg = <0x50020000 0x400>;
			clocks = <&rcc SYSCFG>;
		};

		dts: thermal@50028000 {
			compatible = "st,stm32-thermal";
			reg = <0x50028000 0x100>;
			interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&rcc TMPSENS>;
			clock-names = "pclk";
			#thermal-sensor-cells = <0>;
			status = "disabled";
		};

		mdma1: dma-controller@58000000 {
			compatible = "st,stm32h7-mdma";
			reg = <0x58000000 0x1000>;
			interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&rcc MDMA>;
			resets = <&rcc MDMA_R>;
			#dma-cells = <5>;
			dma-channels = <32>;
			dma-requests = <48>;
		};

		sdmmc1: mmc@58005000 {
			compatible = "st,stm32-sdmmc2", "arm,pl18x", "arm,primecell";
			arm,primecell-periphid = <0x00253180>;
			reg = <0x58005000 0x1000>;
			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&rcc SDMMC1_K>;
			clock-names = "apb_pclk";
			resets = <&rcc SDMMC1_R>;
			cap-sd-highspeed;
			cap-mmc-highspeed;
			max-frequency = <120000000>;
			status = "disabled";
		};

		sdmmc2: mmc@58007000 {
			compatible = "st,stm32-sdmmc2", "arm,pl18x", "arm,primecell";
			arm,primecell-periphid = <0x00253180>;
			reg = <0x58007000 0x1000>;
			interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&rcc SDMMC2_K>;
			clock-names = "apb_pclk";
			resets = <&rcc SDMMC2_R>;
			cap-sd-highspeed;
			cap-mmc-highspeed;
			max-frequency = <120000000>;
			status = "disabled";
		};

		crc1: crc@58009000 {
			compatible = "st,stm32f7-crc";
			reg = <0x58009000 0x400>;
			clocks = <&rcc CRC1>;
			status = "disabled";
		};

		usbh_ohci: usb@5800c000 {
			compatible = "generic-ohci";
			reg = <0x5800c000 0x1000>;
			clocks = <&usbphyc>, <&rcc USBH>;
			resets = <&rcc USBH_R>;
			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
			phys = <&usbphyc_port0>;
			phy-names = "usb";
			status = "disabled";
		};

		usbh_ehci: usb@5800d000 {
			compatible = "generic-ehci";
			reg = <0x5800d000 0x1000>;
			clocks = <&usbphyc>, <&rcc USBH>;
			resets = <&rcc USBH_R>;
			interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
			companion = <&usbh_ohci>;
			phys = <&usbphyc_port0>;
			phy-names = "usb";
			status = "disabled";
		};

		ltdc: display-controller@5a001000 {
			compatible = "st,stm32-ltdc";
			reg = <0x5a001000 0x400>;
			interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&rcc LTDC_PX>;
			clock-names = "lcd";
			resets = <&rcc LTDC_R>;
			status = "disabled";
		};

		iwdg2: watchdog@5a002000 {
			compatible = "st,stm32mp1-iwdg";
			reg = <0x5a002000 0x400>;
			clocks = <&rcc IWDG2>, <&rcc CK_LSI>;
			clock-names = "pclk", "lsi";
			status = "disabled";
		};

		usbphyc: usbphyc@5a006000 {
			#address-cells = <1>;
			#size-cells = <0>;
			#clock-cells = <0>;
			compatible = "st,stm32mp1-usbphyc";
			reg = <0x5a006000 0x1000>;
			clocks = <&rcc USBPHY_K>;
			resets = <&rcc USBPHY_R>;
			vdda1v1-supply = <&reg11>;
			vdda1v8-supply = <&reg18>;
			status = "disabled";

			usbphyc_port0: usb-phy@0 {
				#phy-cells = <0>;
				reg = <0>;
			};

			usbphyc_port1: usb-phy@1 {
				#phy-cells = <1>;
				reg = <1>;
			};
		};

		rtc: rtc@5c004000 {
			compatible = "st,stm32mp1-rtc";
			reg = <0x5c004000 0x400>;
			clocks = <&rcc RTCAPB>, <&rcc RTC>;
			clock-names = "pclk", "rtc_ck";
			interrupts-extended = <&exti 19 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		bsec: efuse@5c005000 {
			compatible = "st,stm32mp15-bsec";
			reg = <0x5c005000 0x400>;
			#address-cells = <1>;
			#size-cells = <1>;
			part_number_otp: part-number-otp@4 {
				reg = <0x4 0x1>;
			};
			vrefint: vrefin-cal@52 {
				reg = <0x52 0x2>;
			};
			ts_cal1: calib@5c {
				reg = <0x5c 0x2>;
			};
			ts_cal2: calib@5e {
				reg = <0x5e 0x2>;
			};
		};

		etzpc: bus@5c007000 {
			compatible = "st,stm32-etzpc", "simple-bus";
			reg = <0x5c007000 0x400>;
			#address-cells = <1>;
			#size-cells = <1>;
			#access-controller-cells = <1>;
			ranges;

			timers2: timer@40000000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40000000 0x400>;
				interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM2_K>;
				clock-names = "int";
				dmas = <&dmamux1 18 0x400 0x1>,
				       <&dmamux1 19 0x400 0x1>,
				       <&dmamux1 20 0x400 0x1>,
				       <&dmamux1 21 0x400 0x1>,
				       <&dmamux1 22 0x400 0x1>;
				dma-names = "ch1", "ch2", "ch3", "ch4", "up";
				access-controllers = <&etzpc 16>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@1 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <1>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-timer-counter";
					status = "disabled";
				};
			};

			timers3: timer@40001000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40001000 0x400>;
				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM3_K>;
				clock-names = "int";
				dmas = <&dmamux1 23 0x400 0x1>,
				       <&dmamux1 24 0x400 0x1>,
				       <&dmamux1 25 0x400 0x1>,
				       <&dmamux1 26 0x400 0x1>,
				       <&dmamux1 27 0x400 0x1>,
				       <&dmamux1 28 0x400 0x1>;
				dma-names = "ch1", "ch2", "ch3", "ch4", "up", "trig";
				access-controllers = <&etzpc 17>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@2 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <2>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-timer-counter";
					status = "disabled";
				};
			};

			timers4: timer@40002000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40002000 0x400>;
				interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM4_K>;
				clock-names = "int";
				dmas = <&dmamux1 29 0x400 0x1>,
				       <&dmamux1 30 0x400 0x1>,
				       <&dmamux1 31 0x400 0x1>,
				       <&dmamux1 32 0x400 0x1>;
				dma-names = "ch1", "ch2", "ch3", "ch4";
				access-controllers = <&etzpc 18>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@3 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <3>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-timer-counter";
					status = "disabled";
				};
			};

			timers5: timer@40003000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40003000 0x400>;
				interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM5_K>;
				clock-names = "int";
				dmas = <&dmamux1 55 0x400 0x1>,
				       <&dmamux1 56 0x400 0x1>,
				       <&dmamux1 57 0x400 0x1>,
				       <&dmamux1 58 0x400 0x1>,
				       <&dmamux1 59 0x400 0x1>,
				       <&dmamux1 60 0x400 0x1>;
				dma-names = "ch1", "ch2", "ch3", "ch4", "up", "trig";
				access-controllers = <&etzpc 19>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@4 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <4>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-timer-counter";
					status = "disabled";
				};
			};

			timers6: timer@40004000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40004000 0x400>;
				interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM6_K>;
				clock-names = "int";
				dmas = <&dmamux1 69 0x400 0x1>;
				dma-names = "up";
				access-controllers = <&etzpc 20>;
				status = "disabled";

				timer@5 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <5>;
					status = "disabled";
				};
			};

			timers7: timer@40005000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40005000 0x400>;
				interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM7_K>;
				clock-names = "int";
				dmas = <&dmamux1 70 0x400 0x1>;
				dma-names = "up";
				access-controllers = <&etzpc 21>;
				status = "disabled";

				timer@6 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <6>;
					status = "disabled";
				};
			};

			timers12: timer@40006000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40006000 0x400>;
				interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM12_K>;
				clock-names = "int";
				access-controllers = <&etzpc 22>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@11 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <11>;
					status = "disabled";
				};
			};

			timers13: timer@40007000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40007000 0x400>;
				interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM13_K>;
				clock-names = "int";
				access-controllers = <&etzpc 23>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@12 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <12>;
					status = "disabled";
				};
			};

			timers14: timer@40008000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x40008000 0x400>;
				interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM14_K>;
				clock-names = "int";
				access-controllers = <&etzpc 24>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@13 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <13>;
					status = "disabled";
				};
			};

			lptimer1: timer@40009000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-lptimer";
				reg = <0x40009000 0x400>;
				interrupts-extended = <&exti 47 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc LPTIM1_K>;
				clock-names = "mux";
				wakeup-source;
				access-controllers = <&etzpc 25>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm-lp";
					#pwm-cells = <3>;
					status = "disabled";
				};

				trigger@0 {
					compatible = "st,stm32-lptimer-trigger";
					reg = <0>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-lptimer-counter";
					status = "disabled";
				};
			};

			i2s2: audio-controller@4000b000 {
				compatible = "st,stm32h7-i2s";
				#sound-dai-cells = <0>;
				reg = <0x4000b000 0x400>;
				interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dmamux1 39 0x400 0x01>,
				       <&dmamux1 40 0x400 0x01>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 27>;
				status = "disabled";
			};

			spi2: spi@4000b000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32h7-spi";
				reg = <0x4000b000 0x400>;
				interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc SPI2_K>;
				resets = <&rcc SPI2_R>;
				dmas = <&dmamux1 39 0x400 0x05>,
				       <&dmamux1 40 0x400 0x05>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 27>;
				status = "disabled";
			};

			i2s3: audio-controller@4000c000 {
				compatible = "st,stm32h7-i2s";
				#sound-dai-cells = <0>;
				reg = <0x4000c000 0x400>;
				interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dmamux1 61 0x400 0x01>,
				       <&dmamux1 62 0x400 0x01>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 28>;
				status = "disabled";
			};

			spi3: spi@4000c000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32h7-spi";
				reg = <0x4000c000 0x400>;
				interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc SPI3_K>;
				resets = <&rcc SPI3_R>;
				dmas = <&dmamux1 61 0x400 0x05>,
				       <&dmamux1 62 0x400 0x05>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 28>;
				status = "disabled";
			};

			spdifrx: audio-controller@4000d000 {
				compatible = "st,stm32h7-spdifrx";
				#sound-dai-cells = <0>;
				reg = <0x4000d000 0x400>;
				clocks = <&rcc SPDIF_K>;
				clock-names = "kclk";
				interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dmamux1 93 0x400 0x01>,
				       <&dmamux1 94 0x400 0x01>;
				dma-names = "rx", "rx-ctrl";
				access-controllers = <&etzpc 29>;
				status = "disabled";
			};

			usart2: serial@4000e000 {
				compatible = "st,stm32h7-uart";
				reg = <0x4000e000 0x400>;
				interrupts-extended = <&exti 27 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc USART2_K>;
				wakeup-source;
				dmas = <&dmamux1 43 0x400 0x15>,
				       <&dmamux1 44 0x400 0x11>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 30>;
				status = "disabled";
			};

			usart3: serial@4000f000 {
				compatible = "st,stm32h7-uart";
				reg = <0x4000f000 0x400>;
				interrupts-extended = <&exti 28 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc USART3_K>;
				wakeup-source;
				dmas = <&dmamux1 45 0x400 0x15>,
				       <&dmamux1 46 0x400 0x11>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 31>;
				status = "disabled";
			};

			uart4: serial@40010000 {
				compatible = "st,stm32h7-uart";
				reg = <0x40010000 0x400>;
				interrupts-extended = <&exti 30 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc UART4_K>;
				wakeup-source;
				dmas = <&dmamux1 63 0x400 0x15>,
				       <&dmamux1 64 0x400 0x11>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 32>;
				status = "disabled";
			};

			uart5: serial@40011000 {
				compatible = "st,stm32h7-uart";
				reg = <0x40011000 0x400>;
				interrupts-extended = <&exti 31 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc UART5_K>;
				wakeup-source;
				dmas = <&dmamux1 65 0x400 0x15>,
				       <&dmamux1 66 0x400 0x11>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 33>;
				status = "disabled";
			};

			i2c1: i2c@40012000 {
				compatible = "st,stm32mp15-i2c";
				reg = <0x40012000 0x400>;
				interrupt-names = "event", "error";
				interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc I2C1_K>;
				resets = <&rcc I2C1_R>;
				#address-cells = <1>;
				#size-cells = <0>;
				st,syscfg-fmp = <&syscfg 0x4 0x1>;
				wakeup-source;
				i2c-analog-filter;
				access-controllers = <&etzpc 34>;
				status = "disabled";
			};

			i2c2: i2c@40013000 {
				compatible = "st,stm32mp15-i2c";
				reg = <0x40013000 0x400>;
				interrupt-names = "event", "error";
				interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc I2C2_K>;
				resets = <&rcc I2C2_R>;
				#address-cells = <1>;
				#size-cells = <0>;
				st,syscfg-fmp = <&syscfg 0x4 0x2>;
				wakeup-source;
				i2c-analog-filter;
				access-controllers = <&etzpc 35>;
				status = "disabled";
			};

			i2c3: i2c@40014000 {
				compatible = "st,stm32mp15-i2c";
				reg = <0x40014000 0x400>;
				interrupt-names = "event", "error";
				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc I2C3_K>;
				resets = <&rcc I2C3_R>;
				#address-cells = <1>;
				#size-cells = <0>;
				st,syscfg-fmp = <&syscfg 0x4 0x4>;
				wakeup-source;
				i2c-analog-filter;
				access-controllers = <&etzpc 36>;
				status = "disabled";
			};

			i2c5: i2c@40015000 {
				compatible = "st,stm32mp15-i2c";
				reg = <0x40015000 0x400>;
				interrupt-names = "event", "error";
				interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc I2C5_K>;
				resets = <&rcc I2C5_R>;
				#address-cells = <1>;
				#size-cells = <0>;
				st,syscfg-fmp = <&syscfg 0x4 0x10>;
				wakeup-source;
				i2c-analog-filter;
				access-controllers = <&etzpc 37>;
				status = "disabled";
			};

			cec: cec@40016000 {
				compatible = "st,stm32-cec";
				reg = <0x40016000 0x400>;
				interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc CEC_K>, <&rcc CEC>;
				clock-names = "cec", "hdmi-cec";
				access-controllers = <&etzpc 38>;
				status = "disabled";
			};

			dac: dac@40017000 {
				compatible = "st,stm32h7-dac-core";
				reg = <0x40017000 0x400>;
				clocks = <&rcc DAC12>;
				clock-names = "pclk";
				#address-cells = <1>;
				#size-cells = <0>;
				access-controllers = <&etzpc 39>;
				status = "disabled";

				dac1: dac@1 {
					compatible = "st,stm32-dac";
					#io-channel-cells = <1>;
					reg = <1>;
					status = "disabled";
				};

				dac2: dac@2 {
					compatible = "st,stm32-dac";
					#io-channel-cells = <1>;
					reg = <2>;
					status = "disabled";
				};
			};

			uart7: serial@40018000 {
				compatible = "st,stm32h7-uart";
				reg = <0x40018000 0x400>;
				interrupts-extended = <&exti 32 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc UART7_K>;
				wakeup-source;
				dmas = <&dmamux1 79 0x400 0x15>,
				       <&dmamux1 80 0x400 0x11>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 40>;
				status = "disabled";
			};

			uart8: serial@40019000 {
				compatible = "st,stm32h7-uart";
				reg = <0x40019000 0x400>;
				interrupts-extended = <&exti 33 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc UART8_K>;
				wakeup-source;
				dmas = <&dmamux1 81 0x400 0x15>,
				       <&dmamux1 82 0x400 0x11>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 41>;
				status = "disabled";
			};

			timers1: timer@44000000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x44000000 0x400>;
				interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "brk", "up", "trg-com", "cc";
				clocks = <&rcc TIM1_K>;
				clock-names = "int";
				dmas = <&dmamux1 11 0x400 0x1>,
				       <&dmamux1 12 0x400 0x1>,
				       <&dmamux1 13 0x400 0x1>,
				       <&dmamux1 14 0x400 0x1>,
				       <&dmamux1 15 0x400 0x1>,
				       <&dmamux1 16 0x400 0x1>,
				       <&dmamux1 17 0x400 0x1>;
				dma-names = "ch1", "ch2", "ch3", "ch4",
					    "up", "trig", "com";
				access-controllers = <&etzpc 48>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@0 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <0>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-timer-counter";
					status = "disabled";
				};
			};

			timers8: timer@44001000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x44001000 0x400>;
				interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "brk", "up", "trg-com", "cc";
				clocks = <&rcc TIM8_K>;
				clock-names = "int";
				dmas = <&dmamux1 47 0x400 0x1>,
				       <&dmamux1 48 0x400 0x1>,
				       <&dmamux1 49 0x400 0x1>,
				       <&dmamux1 50 0x400 0x1>,
				       <&dmamux1 51 0x400 0x1>,
				       <&dmamux1 52 0x400 0x1>,
				       <&dmamux1 53 0x400 0x1>;
				dma-names = "ch1", "ch2", "ch3", "ch4",
					    "up", "trig", "com";
				access-controllers = <&etzpc 49>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@7 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <7>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-timer-counter";
					status = "disabled";
				};
			};

			usart6: serial@44003000 {
				compatible = "st,stm32h7-uart";
				reg = <0x44003000 0x400>;
				interrupts-extended = <&exti 29 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc USART6_K>;
				wakeup-source;
				dmas = <&dmamux1 71 0x400 0x15>,
				<&dmamux1 72 0x400 0x11>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 51>;
				status = "disabled";
			};

			i2s1: audio-controller@44004000 {
				compatible = "st,stm32h7-i2s";
				#sound-dai-cells = <0>;
				reg = <0x44004000 0x400>;
				interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dmamux1 37 0x400 0x01>,
				<&dmamux1 38 0x400 0x01>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 52>;
				status = "disabled";
			};

			spi1: spi@44004000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32h7-spi";
				reg = <0x44004000 0x400>;
				interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc SPI1_K>;
				resets = <&rcc SPI1_R>;
				dmas = <&dmamux1 37 0x400 0x05>,
				<&dmamux1 38 0x400 0x05>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 52>;
				status = "disabled";
			};

			spi4: spi@44005000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32h7-spi";
				reg = <0x44005000 0x400>;
				interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc SPI4_K>;
				resets = <&rcc SPI4_R>;
				dmas = <&dmamux1 83 0x400 0x05>,
				<&dmamux1 84 0x400 0x05>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 53>;
				status = "disabled";
			};

			timers15: timer@44006000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x44006000 0x400>;
				interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM15_K>;
				clock-names = "int";
				dmas = <&dmamux1 105 0x400 0x1>,
				       <&dmamux1 106 0x400 0x1>,
				       <&dmamux1 107 0x400 0x1>,
				       <&dmamux1 108 0x400 0x1>;
				dma-names = "ch1", "up", "trig", "com";
				access-controllers = <&etzpc 54>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@14 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <14>;
					status = "disabled";
				};
			};

			timers16: timer@44007000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x44007000 0x400>;
				interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM16_K>;
				clock-names = "int";
				dmas = <&dmamux1 109 0x400 0x1>,
				<&dmamux1 110 0x400 0x1>;
				dma-names = "ch1", "up";
				access-controllers = <&etzpc 55>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};
				timer@15 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <15>;
					status = "disabled";
				};
			};

			timers17: timer@44008000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-timers";
				reg = <0x44008000 0x400>;
				interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "global";
				clocks = <&rcc TIM17_K>;
				clock-names = "int";
				dmas = <&dmamux1 111 0x400 0x1>,
				<&dmamux1 112 0x400 0x1>;
				dma-names = "ch1", "up";
				access-controllers = <&etzpc 56>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm";
					#pwm-cells = <3>;
					status = "disabled";
				};

				timer@16 {
					compatible = "st,stm32h7-timer-trigger";
					reg = <16>;
					status = "disabled";
				};
			};

			spi5: spi@44009000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32h7-spi";
				reg = <0x44009000 0x400>;
				interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc SPI5_K>;
				resets = <&rcc SPI5_R>;
				dmas = <&dmamux1 85 0x400 0x05>,
				<&dmamux1 86 0x400 0x05>;
				dma-names = "rx", "tx";
				access-controllers = <&etzpc 57>;
				status = "disabled";
			};

			sai1: sai@4400a000 {
				compatible = "st,stm32h7-sai";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x4400a000 0x400>;
				reg = <0x4400a000 0x4>, <0x4400a3f0 0x10>;
				interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
				resets = <&rcc SAI1_R>;
				access-controllers = <&etzpc 58>;
				status = "disabled";

				sai1a: audio-controller@4400a004 {
					#sound-dai-cells = <0>;

					compatible = "st,stm32-sai-sub-a";
					reg = <0x4 0x20>;
					clocks = <&rcc SAI1_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 87 0x400 0x01>;
					status = "disabled";
				};

				sai1b: audio-controller@4400a024 {
					#sound-dai-cells = <0>;
					compatible = "st,stm32-sai-sub-b";
					reg = <0x24 0x20>;
					clocks = <&rcc SAI1_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 88 0x400 0x01>;
					status = "disabled";
				};
			};

			sai2: sai@4400b000 {
				compatible = "st,stm32h7-sai";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x4400b000 0x400>;
				reg = <0x4400b000 0x4>, <0x4400b3f0 0x10>;
				interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
				resets = <&rcc SAI2_R>;
				access-controllers = <&etzpc 59>;
				status = "disabled";

				sai2a: audio-controller@4400b004 {
					#sound-dai-cells = <0>;
					compatible = "st,stm32-sai-sub-a";
					reg = <0x4 0x20>;
					clocks = <&rcc SAI2_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 89 0x400 0x01>;
					status = "disabled";
				};

				sai2b: audio-controller@4400b024 {
					#sound-dai-cells = <0>;
					compatible = "st,stm32-sai-sub-b";
					reg = <0x24 0x20>;
					clocks = <&rcc SAI2_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 90 0x400 0x01>;
					status = "disabled";
				};
			};

			sai3: sai@4400c000 {
				compatible = "st,stm32h7-sai";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x4400c000 0x400>;
				reg = <0x4400c000 0x4>, <0x4400c3f0 0x10>;
				interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
				resets = <&rcc SAI3_R>;
				access-controllers = <&etzpc 60>;
				status = "disabled";

				sai3a: audio-controller@4400c004 {
					#sound-dai-cells = <0>;
					compatible = "st,stm32-sai-sub-a";
					reg = <0x04 0x20>;
					clocks = <&rcc SAI3_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 113 0x400 0x01>;
					status = "disabled";
				};

				sai3b: audio-controller@4400c024 {
					#sound-dai-cells = <0>;
					compatible = "st,stm32-sai-sub-b";
					reg = <0x24 0x20>;
					clocks = <&rcc SAI3_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 114 0x400 0x01>;
					status = "disabled";
				};
			};

			dfsdm: dfsdm@4400d000 {
				compatible = "st,stm32mp1-dfsdm";
				reg = <0x4400d000 0x800>;
				clocks = <&rcc DFSDM_K>;
				clock-names = "dfsdm";
				#address-cells = <1>;
				#size-cells = <0>;
				access-controllers = <&etzpc 61>;
				status = "disabled";

				dfsdm0: filter@0 {
					compatible = "st,stm32-dfsdm-adc";
					#io-channel-cells = <1>;
					reg = <0>;
					interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&dmamux1 101 0x400 0x01>;
					dma-names = "rx";
					status = "disabled";
				};

				dfsdm1: filter@1 {
					compatible = "st,stm32-dfsdm-adc";
					#io-channel-cells = <1>;
					reg = <1>;
					interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&dmamux1 102 0x400 0x01>;
					dma-names = "rx";
					status = "disabled";
				};

				dfsdm2: filter@2 {
					compatible = "st,stm32-dfsdm-adc";
					#io-channel-cells = <1>;
					reg = <2>;
					interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&dmamux1 103 0x400 0x01>;
					dma-names = "rx";
					status = "disabled";
				};

				dfsdm3: filter@3 {
					compatible = "st,stm32-dfsdm-adc";
					#io-channel-cells = <1>;
					reg = <3>;
					interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&dmamux1 104 0x400 0x01>;
					dma-names = "rx";
					status = "disabled";
				};

				dfsdm4: filter@4 {
					compatible = "st,stm32-dfsdm-adc";
					#io-channel-cells = <1>;
					reg = <4>;
					interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&dmamux1 91 0x400 0x01>;
					dma-names = "rx";
					status = "disabled";
				};

				dfsdm5: filter@5 {
					compatible = "st,stm32-dfsdm-adc";
					#io-channel-cells = <1>;
					reg = <5>;
					interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&dmamux1 92 0x400 0x01>;
					dma-names = "rx";
					status = "disabled";
				};
			};

			dma1: dma-controller@48000000 {
				compatible = "st,stm32-dma";
				reg = <0x48000000 0x400>;
				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc DMA1>;
				resets = <&rcc DMA1_R>;
				#dma-cells = <4>;
				st,mem2mem;
				dma-requests = <8>;
				access-controllers = <&etzpc 88>;
			};

			dma2: dma-controller@48001000 {
				compatible = "st,stm32-dma";
				reg = <0x48001000 0x400>;
				interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc DMA2>;
				resets = <&rcc DMA2_R>;
				#dma-cells = <4>;
				st,mem2mem;
				dma-requests = <8>;
				access-controllers = <&etzpc 89>;
			};

			dmamux1: dma-router@48002000 {
				compatible = "st,stm32h7-dmamux";
				reg = <0x48002000 0x40>;
				#dma-cells = <3>;
				dma-requests = <128>;
				dma-masters = <&dma1 &dma2>;
				dma-channels = <16>;
				clocks = <&rcc DMAMUX>;
				resets = <&rcc DMAMUX_R>;
				access-controllers = <&etzpc 90>;
			};

			adc: adc@48003000 {
				compatible = "st,stm32mp1-adc-core";
				reg = <0x48003000 0x400>;
				interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc ADC12>, <&rcc ADC12_K>;
				clock-names = "bus", "adc";
				interrupt-controller;
				st,syscfg = <&syscfg>;
				#interrupt-cells = <1>;
				#address-cells = <1>;
				#size-cells = <0>;
				access-controllers = <&etzpc 72>;
				status = "disabled";

				adc1: adc@0 {
					compatible = "st,stm32mp1-adc";
					#io-channel-cells = <1>;
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x0>;
					interrupt-parent = <&adc>;
					interrupts = <0>;
					dmas = <&dmamux1 9 0x400 0x01>;
					dma-names = "rx";
					status = "disabled";
				};

				adc2: adc@100 {
					compatible = "st,stm32mp1-adc";
					#io-channel-cells = <1>;
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x100>;
					interrupt-parent = <&adc>;
					interrupts = <1>;
					dmas = <&dmamux1 10 0x400 0x01>;
					dma-names = "rx";
					nvmem-cells = <&vrefint>;
					nvmem-cell-names = "vrefint";
					status = "disabled";
					channel@13 {
						reg = <13>;
						label = "vrefint";
					};
					channel@14 {
						reg = <14>;
						label = "vddcore";
					};
				};
			};

			sdmmc3: mmc@48004000 {
				compatible = "st,stm32-sdmmc2", "arm,pl18x", "arm,primecell";
				arm,primecell-periphid = <0x00253180>;
				reg = <0x48004000 0x400>;
				interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc SDMMC3_K>;
				clock-names = "apb_pclk";
				resets = <&rcc SDMMC3_R>;
				cap-sd-highspeed;
				cap-mmc-highspeed;
				max-frequency = <120000000>;
				access-controllers = <&etzpc 86>;
				status = "disabled";
			};

			usbotg_hs: usb-otg@49000000 {
				compatible = "st,stm32mp15-hsotg", "snps,dwc2";
				reg = <0x49000000 0x10000>;
				clocks = <&rcc USBO_K>, <&usbphyc>;
				clock-names = "otg", "utmi";
				resets = <&rcc USBO_R>;
				reset-names = "dwc2";
				interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
				g-rx-fifo-size = <512>;
				g-np-tx-fifo-size = <32>;
				g-tx-fifo-size = <256 16 16 16 16 16 16 16>;
				dr_mode = "otg";
				otg-rev = <0x200>;
				usb33d-supply = <&usb33>;
				access-controllers = <&etzpc 85>;
				status = "disabled";
			};

			dcmi: dcmi@4c006000 {
				compatible = "st,stm32-dcmi";
				reg = <0x4c006000 0x400>;
				interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
				resets = <&rcc CAMITF_R>;
				clocks = <&rcc DCMI>;
				clock-names = "mclk";
				dmas = <&dmamux1 75 0x400 0x01>;
				dma-names = "tx";
				access-controllers = <&etzpc 70>;
				status = "disabled";
			};

			lptimer2: timer@50021000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-lptimer";
				reg = <0x50021000 0x400>;
				interrupts-extended = <&exti 48 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc LPTIM2_K>;
				clock-names = "mux";
				wakeup-source;
				access-controllers = <&etzpc 64>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm-lp";
					#pwm-cells = <3>;
					status = "disabled";
				};

				trigger@1 {
					compatible = "st,stm32-lptimer-trigger";
					reg = <1>;
					status = "disabled";
				};

				counter {
					compatible = "st,stm32-lptimer-counter";
					status = "disabled";
				};
			};

			lptimer3: timer@50022000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32-lptimer";
				reg = <0x50022000 0x400>;
				interrupts-extended = <&exti 50 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc LPTIM3_K>;
				clock-names = "mux";
				wakeup-source;
				access-controllers = <&etzpc 65>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm-lp";
					#pwm-cells = <3>;
					status = "disabled";
				};

				trigger@2 {
					compatible = "st,stm32-lptimer-trigger";
					reg = <2>;
					status = "disabled";
				};
			};

			lptimer4: timer@50023000 {
				compatible = "st,stm32-lptimer";
				reg = <0x50023000 0x400>;
				interrupts-extended = <&exti 52 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc LPTIM4_K>;
				clock-names = "mux";
				wakeup-source;
				access-controllers = <&etzpc 66>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm-lp";
					#pwm-cells = <3>;
					status = "disabled";
				};
			};

			lptimer5: timer@50024000 {
				compatible = "st,stm32-lptimer";
				reg = <0x50024000 0x400>;
				interrupts-extended = <&exti 53 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc LPTIM5_K>;
				clock-names = "mux";
				wakeup-source;
				access-controllers = <&etzpc 67>;
				status = "disabled";

				pwm {
					compatible = "st,stm32-pwm-lp";
					#pwm-cells = <3>;
					status = "disabled";
				};
			};

			vrefbuf: vrefbuf@50025000 {
				compatible = "st,stm32-vrefbuf";
				reg = <0x50025000 0x8>;
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <2500000>;
				clocks = <&rcc VREF>;
				access-controllers = <&etzpc 69>;
				status = "disabled";
			};

			sai4: sai@50027000 {
				compatible = "st,stm32h7-sai";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x50027000 0x400>;
				reg = <0x50027000 0x4>, <0x500273f0 0x10>;
				interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
				resets = <&rcc SAI4_R>;
				access-controllers = <&etzpc 68>;
				status = "disabled";

				sai4a: audio-controller@50027004 {
					#sound-dai-cells = <0>;
					compatible = "st,stm32-sai-sub-a";
					reg = <0x04 0x20>;
					clocks = <&rcc SAI4_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 99 0x400 0x01>;
					status = "disabled";
				};

				sai4b: audio-controller@50027024 {
					#sound-dai-cells = <0>;
					compatible = "st,stm32-sai-sub-b";
					reg = <0x24 0x20>;
					clocks = <&rcc SAI4_K>;
					clock-names = "sai_ck";
					dmas = <&dmamux1 100 0x400 0x01>;
					status = "disabled";
				};
			};

			hash1: hash@54002000 {
				compatible = "st,stm32f756-hash";
				reg = <0x54002000 0x400>;
				interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc HASH1>;
				resets = <&rcc HASH1_R>;
				dmas = <&mdma1 31 0x2 0x1000A02 0x0 0x0>;
				dma-names = "in";
				dma-maxburst = <2>;
				access-controllers = <&etzpc 8>;
				status = "disabled";
			};

			rng1: rng@54003000 {
				compatible = "st,stm32-rng";
				reg = <0x54003000 0x400>;
				clocks = <&rcc RNG1_K>;
				resets = <&rcc RNG1_R>;
				access-controllers = <&etzpc 7>;
				status = "disabled";
			};

			fmc: memory-controller@58002000 {
				#address-cells = <2>;
				#size-cells = <1>;
				compatible = "st,stm32mp1-fmc2-ebi";
				reg = <0x58002000 0x1000>;
				clocks = <&rcc FMC_K>;
				resets = <&rcc FMC_R>;
				access-controllers = <&etzpc 91>;
				status = "disabled";

				ranges = <0 0 0x60000000 0x04000000>, /* EBI CS 1 */
					 <1 0 0x64000000 0x04000000>, /* EBI CS 2 */
					 <2 0 0x68000000 0x04000000>, /* EBI CS 3 */
					 <3 0 0x6c000000 0x04000000>, /* EBI CS 4 */
					 <4 0 0x80000000 0x10000000>; /* NAND */

				nand-controller@4,0 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "st,stm32mp1-fmc2-nfc";
					reg = <4 0x00000000 0x1000>,
					      <4 0x08010000 0x1000>,
					      <4 0x08020000 0x1000>,
					      <4 0x01000000 0x1000>,
					      <4 0x09010000 0x1000>,
					      <4 0x09020000 0x1000>;
					interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&mdma1 20 0x2 0x12000a02 0x0 0x0>,
					       <&mdma1 20 0x2 0x12000a08 0x0 0x0>,
					       <&mdma1 21 0x2 0x12000a0a 0x0 0x0>;
					dma-names = "tx", "rx", "ecc";
					status = "disabled";
				};
			};

			qspi: spi@58003000 {
				compatible = "st,stm32f469-qspi";
				reg = <0x58003000 0x1000>, <0x70000000 0x10000000>;
				reg-names = "qspi", "qspi_mm";
				interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&mdma1 22 0x2 0x10100002 0x0 0x0>,
				       <&mdma1 22 0x2 0x10100008 0x0 0x0>;
				dma-names = "tx", "rx";
				clocks = <&rcc QSPI_K>;
				resets = <&rcc QSPI_R>;
				#address-cells = <1>;
				#size-cells = <0>;
				access-controllers = <&etzpc 92>;
				status = "disabled";
			};

			ethernet0: ethernet@5800a000 {
				compatible = "st,stm32mp1-dwmac", "snps,dwmac-4.20a";
				reg = <0x5800a000 0x2000>;
				reg-names = "stmmaceth";
				interrupts-extended = <&intc GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "macirq";
				clock-names = "stmmaceth",
					      "mac-clk-tx",
					      "mac-clk-rx",
					      "eth-ck",
					      "ptp_ref",
					      "ethstp";
				clocks = <&rcc ETHMAC>,
					 <&rcc ETHTX>,
					 <&rcc ETHRX>,
					 <&rcc ETHCK_K>,
					 <&rcc ETHPTP_K>,
					 <&rcc ETHSTP>;
				st,syscon = <&syscfg 0x4>;
				snps,mixed-burst;
				snps,pbl = <2>;
				snps,en-tx-lpi-clockgating;
				snps,axi-config = <&stmmac_axi_config_0>;
				snps,tso;
				access-controllers = <&etzpc 94>;
				status = "disabled";

				stmmac_axi_config_0: stmmac-axi-config {
					snps,wr_osr_lmt = <0x7>;
					snps,rd_osr_lmt = <0x7>;
					snps,blen = <0 0 0 0 16 8 4>;
				};
			};

			usart1: serial@5c000000 {
				compatible = "st,stm32h7-uart";
				reg = <0x5c000000 0x400>;
				interrupts-extended = <&exti 26 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc USART1_K>;
				wakeup-source;
				access-controllers = <&etzpc 3>;
				status = "disabled";
			};

			spi6: spi@5c001000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "st,stm32h7-spi";
				reg = <0x5c001000 0x400>;
				interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc SPI6_K>;
				resets = <&rcc SPI6_R>;
				dmas = <&mdma1 34 0x0 0x40008 0x0 0x0>,
				       <&mdma1 35 0x0 0x40002 0x0 0x0>;
				access-controllers = <&etzpc 4>;
				dma-names = "rx", "tx";
				status = "disabled";
			};

			i2c4: i2c@5c002000 {
				compatible = "st,stm32mp15-i2c";
				reg = <0x5c002000 0x400>;
				interrupt-names = "event", "error";
				interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc I2C4_K>;
				resets = <&rcc I2C4_R>;
				#address-cells = <1>;
				#size-cells = <0>;
				st,syscfg-fmp = <&syscfg 0x4 0x8>;
				wakeup-source;
				i2c-analog-filter;
				access-controllers = <&etzpc 5>;
				status = "disabled";
			};

			i2c6: i2c@5c009000 {
				compatible = "st,stm32mp15-i2c";
				reg = <0x5c009000 0x400>;
				interrupt-names = "event", "error";
				interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&rcc I2C6_K>;
				resets = <&rcc I2C6_R>;
				#address-cells = <1>;
				#size-cells = <0>;
				st,syscfg-fmp = <&syscfg 0x4 0x20>;
				wakeup-source;
				i2c-analog-filter;
				access-controllers = <&etzpc 12>;
				status = "disabled";
			};
		};

		tamp: tamp@5c00a000 {
			compatible = "st,stm32-tamp", "syscon", "simple-mfd";
			reg = <0x5c00a000 0x400>;
		};

		/*
		 * Break node order to solve dependency probe issue between
		 * pinctrl and exti.
		 */
		pinctrl: pinctrl@50002000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "st,stm32mp157-pinctrl";
			ranges = <0 0x50002000 0xa400>;
			interrupt-parent = <&exti>;
			st,syscfg = <&exti 0x60 0xff>;

			gpioa: gpio@50002000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x0 0x400>;
				clocks = <&rcc GPIOA>;
				st,bank-name = "GPIOA";
				status = "disabled";
			};

			gpiob: gpio@50003000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x1000 0x400>;
				clocks = <&rcc GPIOB>;
				st,bank-name = "GPIOB";
				status = "disabled";
			};

			gpioc: gpio@50004000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x2000 0x400>;
				clocks = <&rcc GPIOC>;
				st,bank-name = "GPIOC";
				status = "disabled";
			};

			gpiod: gpio@50005000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x3000 0x400>;
				clocks = <&rcc GPIOD>;
				st,bank-name = "GPIOD";
				status = "disabled";
			};

			gpioe: gpio@50006000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x4000 0x400>;
				clocks = <&rcc GPIOE>;
				st,bank-name = "GPIOE";
				status = "disabled";
			};

			gpiof: gpio@50007000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x5000 0x400>;
				clocks = <&rcc GPIOF>;
				st,bank-name = "GPIOF";
				status = "disabled";
			};

			gpiog: gpio@50008000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x6000 0x400>;
				clocks = <&rcc GPIOG>;
				st,bank-name = "GPIOG";
				status = "disabled";
			};

			gpioh: gpio@50009000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x7000 0x400>;
				clocks = <&rcc GPIOH>;
				st,bank-name = "GPIOH";
				status = "disabled";
			};

			gpioi: gpio@5000a000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x8000 0x400>;
				clocks = <&rcc GPIOI>;
				st,bank-name = "GPIOI";
				status = "disabled";
			};

			gpioj: gpio@5000b000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0x9000 0x400>;
				clocks = <&rcc GPIOJ>;
				st,bank-name = "GPIOJ";
				status = "disabled";
			};

			gpiok: gpio@5000c000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0xa000 0x400>;
				clocks = <&rcc GPIOK>;
				st,bank-name = "GPIOK";
				status = "disabled";
			};
		};

		pinctrl_z: pinctrl@54004000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "st,stm32mp157-z-pinctrl";
			ranges = <0 0x54004000 0x400>;
			interrupt-parent = <&exti>;
			st,syscfg = <&exti 0x60 0xff>;

			gpioz: gpio@54004000 {
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				reg = <0 0x400>;
				clocks = <&rcc GPIOZ>;
				st,bank-name = "GPIOZ";
				st,bank-ioport = <11>;
				status = "disabled";
			};
		};
	};

	mlahb: ahb {
		compatible = "st,mlahb", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		dma-ranges = <0x00000000 0x38000000 0x10000>,
			     <0x10000000 0x10000000 0x60000>,
			     <0x30000000 0x30000000 0x60000>;

		m4_rproc: m4@10000000 {
			compatible = "st,stm32mp1-m4";
			reg = <0x10000000 0x40000>,
			      <0x30000000 0x40000>,
			      <0x38000000 0x10000>;
			resets = <&rcc MCU_R>;
			reset-names = "mcu_rst";
			st,syscfg-holdboot = <&rcc 0x10C 0x1>;
			st,syscfg-pdds = <&pwr_mcu 0x0 0x1>;
			st,syscfg-rsc-tbl = <&tamp 0x144 0xFFFFFFFF>;
			st,syscfg-m4-state = <&tamp 0x148 0xFFFFFFFF>;
			status = "disabled";
		};
	};
};