tree e84b4599e8eae81d80ef5c8a5ee35f48ee96ae22
parent ca0254998be4d74cf6add70ccfab0d2dbd362a10
author Ley Foon Tan <leyfoon.tan@starfivetech.com> 1672889825 +0800
committer Palmer Dabbelt <palmer@rivosinc.com> 1674660000 -0800
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmPRUZkTHHBhbG1lckBk
 YWJiZWx0LmNvbQAKCRAuExnzX7sYiT6DD/4vEKw1UQDVkvxFw8aTLPdlOhsi+lWN
 +O2URHaE3/26oF3+qe7tLJ8nzDdNIRsgGnjWeZVfZP8iT3A3khPpuh7oq14b5Isz
 nUWS8aR5LUZVXdxmALXmhhzeuHaAEVis6f8xsi3MhiZvQYVm6a0dcqbYmjTGr0uE
 g2VQyMWCLTNpYMVvWeCZrBV5HP0uTgzArmkkRr4Qmok33dy2//f9rTrn7EdmBC+G
 ddAyV/5lgBwxIu5GEPeOHL10Z3G9v05LyUm6lQiS4PICiC2CO3EKdk8M4hdAgwRi
 Oil9ku3jy6Ne+iY5zQqYbkC1rtr6fmSAE02UySl8kDMqPbLUC11o+0nLGGEj2M0f
 rGyWFT5F20ubBhYEbU9aaeK/JGrgWvYtgUcm0tvocEGOAM4OK6TPxVJFTIeNvaVI
 oB83wLJKkBNkN3MWZfQ2mT8F+cARNxbckbIjsEMpkMZjJW03jzpfi6giraxuSFk4
 8+0ELky4tAonoWfcuSwCC/hlp4gBHBMIxJNGqc5q84EdrghY1ub40775JehPZdrH
 Q2/U+xjTSzqguBaEsH6digVq/5H1+ICjRA25yKxslwhj6w6zKTwvByurW30dNC2c
 qTyZV6dVDwSIHW9Bl992ZSYy0b9t4wgnvqsSBkLVRoM3vs1jPuzr+1yBT1XbPPG/
 CDlCf1x/3+V8Ww==
 =21qD
 -----END PGP SIGNATURE-----

riscv: Move call to init_cpu_topology() to later initialization stage

If "capacity-dmips-mhz" is present in a CPU DT node,
topology_parse_cpu_capacity() will fail to allocate memory.  arm64, with
which this code path is shared, does not call
topology_parse_cpu_capacity() until later in boot where memory
allocation is available.  While "capacity-dmips-mhz" is not yet a valid
property on RISC-V, invalid properties should be ignored rather than
cause issues.  Move init_cpu_topology(), which calls
topology_parse_cpu_capacity(), to a later initialization stage, to match
arm64.

As a side effect of this change, RISC-V is "protected" from changes to
core topology code that would work on arm64 where memory allocation is
safe but on RISC-V isn't.

Fixes: 03f11f03dbfe ("RISC-V: Parse cpu topology during boot.")
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
Link: https://lore.kernel.org/r/20230105033705.3946130-1-leyfoon.tan@starfivetech.com
[Palmer: use Conor's commit text]
Link: https://lore.kernel.org/linux-riscv/20230104183033.755668-1-pierre.gondois@arm.com/T/#me592d4c8b9508642954839f0077288a353b0b9b2
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>