Google Git
Sign in
android-kvm / linux / 569c8d82f95eb5993c84fb61a649a9c4ddd208b3 / drivers / cxl / cxlpci.h
  1. 1ad3f70 cxl/pci: Find and register CXL PMU devices by Jonathan Cameron · 1 year, 10 months ago
  2. ce17ad0 cxl: Wait Memory_Info_Valid before access memory related info by Dave Jiang · 1 year, 10 months ago
  3. b56faef cxl/pci: Handle truncated CDAT entries by Lukas Wunner · 2 years ago
  4. a5fcd22 Merge branch 'for-6.3/cxl-rr-emu' into cxl/next by Dan Williams · 2 years, 1 month ago
  5. 59c3368 cxl/port: Export cxl_dvsec_rr_decode() to cxl_port by Dave Jiang · 2 years, 1 month ago
  6. a49aa81 cxl/mem: Wire up event interrupts by Davidlohr Bueso · 2 years, 2 months ago
  7. 4a20bc3 cxl/pci: Move tracepoint definitions to drivers/cxl/core/ by Dan Williams · 2 years, 3 months ago
  8. 6c7f4f1e cxl/core/regs: Make cxl_map_{component, device}_regs() device generic by Dan Williams · 2 years, 3 months ago
  9. c970060 cxl/port: Read CDAT table by Ira Weiny · 2 years, 8 months ago
  10. fcfbc93 cxl/port: Reuse 'struct cxl_hdm' context for hdm init by Dan Williams · 2 years, 10 months ago
  11. 92804ed cxl/pci: Drop @info argument to cxl_hdm_decode_init() by Dan Williams · 2 years, 10 months ago
  12. a12562b cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init() by Dan Williams · 2 years, 10 months ago
  13. 14d7887 cxl/mem: Consolidate CXL DVSEC Range enumeration in the core by Dan Williams · 2 years, 10 months ago
  14. 560f785 cxl/pci: Retrieve CXL DVSEC memory info by Ben Widawsky · 3 years, 1 month ago
  15. 664bf11 cxl/core/port: Remove @host argument for dport + decoder enumeration by Dan Williams · 3 years, 1 month ago
  16. 54cdbf8 cxl/port: Add a driver for 'struct cxl_port' objects by Ben Widawsky · 3 years, 1 month ago
  17. 98d2d3a cxl/core: Generalize dport enumeration in the core by Dan Williams · 3 years, 1 month ago
  18. af9cae9 cxl/pci: Rename pci.h to cxlpci.h by Dan Williams · 3 years, 2 months ago[Renamed (98%) from drivers/cxl/pci.h]
  19. 303ebc1 cxl/acpi: Map component registers for Root Ports by Ben Widawsky · 3 years, 2 months ago
  20. 8baa787 cxl/pci: Add new DVSEC definitions by Ben Widawsky · 3 years, 2 months ago
  21. 46c6ad27 cxl: Flesh out register names by Ben Widawsky · 3 years, 2 months ago
  22. cdcce47 cxl/pci: Convert register block identifiers to an enum by Ben Widawsky · 3 years, 5 months ago
  23. 5b68705 cxl/pci: Simplify register setup by Ben Widawsky · 3 years, 8 months ago
  24. 4ad6181 cxl/pci: Rename CXL REGLOC ID by Ben Widawsky · 3 years, 9 months ago
  25. 8adaf74 cxl/mem: Find device capabilities by Ben Widawsky · 4 years, 1 month ago
  26. 4cdadfd cxl/mem: Introduce a driver for CXL-2.0-Type-3 endpoints by Dan Williams · 4 years, 1 month ago