| // SPDX-License-Identifier: BSD-3-Clause |
| /* |
| * Copyright (c) 2021, Martin Botka <martin.botka@somainline.org> |
| */ |
| |
| #include <dt-bindings/clock/qcom,dispcc-sm6125.h> |
| #include <dt-bindings/clock/qcom,gcc-sm6125.h> |
| #include <dt-bindings/clock/qcom,rpmcc.h> |
| #include <dt-bindings/dma/qcom-gpi.h> |
| #include <dt-bindings/gpio/gpio.h> |
| #include <dt-bindings/interrupt-controller/arm-gic.h> |
| #include <dt-bindings/power/qcom-rpmpd.h> |
| |
| / { |
| interrupt-parent = <&intc>; |
| #address-cells = <2>; |
| #size-cells = <2>; |
| |
| chosen { }; |
| |
| clocks { |
| xo_board: xo-board { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <19200000>; |
| }; |
| |
| sleep_clk: sleep-clk { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <32000>; |
| clock-output-names = "sleep_clk"; |
| }; |
| }; |
| |
| cpus { |
| #address-cells = <2>; |
| #size-cells = <0>; |
| |
| CPU0: cpu@0 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x0>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1024>; |
| next-level-cache = <&L2_0>; |
| L2_0: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| }; |
| }; |
| |
| CPU1: cpu@1 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x1>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1024>; |
| next-level-cache = <&L2_0>; |
| }; |
| |
| CPU2: cpu@2 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x2>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1024>; |
| next-level-cache = <&L2_0>; |
| }; |
| |
| CPU3: cpu@3 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x3>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1024>; |
| next-level-cache = <&L2_0>; |
| }; |
| |
| CPU4: cpu@100 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x100>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1638>; |
| next-level-cache = <&L2_1>; |
| L2_1: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| }; |
| }; |
| |
| CPU5: cpu@101 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x101>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1638>; |
| next-level-cache = <&L2_1>; |
| }; |
| |
| CPU6: cpu@102 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x102>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1638>; |
| next-level-cache = <&L2_1>; |
| }; |
| |
| CPU7: cpu@103 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo260"; |
| reg = <0x0 0x103>; |
| enable-method = "psci"; |
| capacity-dmips-mhz = <1638>; |
| next-level-cache = <&L2_1>; |
| }; |
| |
| cpu-map { |
| cluster0 { |
| core0 { |
| cpu = <&CPU0>; |
| }; |
| |
| core1 { |
| cpu = <&CPU1>; |
| }; |
| |
| core2 { |
| cpu = <&CPU2>; |
| }; |
| |
| core3 { |
| cpu = <&CPU3>; |
| }; |
| }; |
| |
| cluster1 { |
| core0 { |
| cpu = <&CPU4>; |
| }; |
| |
| core1 { |
| cpu = <&CPU5>; |
| }; |
| |
| core2 { |
| cpu = <&CPU6>; |
| }; |
| |
| core3 { |
| cpu = <&CPU7>; |
| }; |
| }; |
| }; |
| }; |
| |
| firmware { |
| scm: scm { |
| compatible = "qcom,scm-sm6125", "qcom,scm"; |
| #reset-cells = <1>; |
| }; |
| }; |
| |
| memory@40000000 { |
| /* We expect the bootloader to fill in the size */ |
| reg = <0x0 0x40000000 0x0 0x0>; |
| device_type = "memory"; |
| }; |
| |
| pmu { |
| compatible = "arm,armv8-pmuv3"; |
| interrupts = <GIC_PPI 6 IRQ_TYPE_LEVEL_HIGH>; |
| }; |
| |
| psci { |
| compatible = "arm,psci-1.0"; |
| method = "smc"; |
| }; |
| |
| rpm: remoteproc { |
| compatible = "qcom,sm6125-rpm-proc", "qcom,rpm-proc"; |
| |
| glink-edge { |
| compatible = "qcom,glink-rpm"; |
| |
| interrupts = <GIC_SPI 194 IRQ_TYPE_EDGE_RISING>; |
| qcom,rpm-msg-ram = <&rpm_msg_ram>; |
| mboxes = <&apcs_glb 0>; |
| |
| rpm_requests: rpm-requests { |
| compatible = "qcom,rpm-sm6125"; |
| qcom,glink-channels = "rpm_requests"; |
| |
| rpmcc: clock-controller { |
| compatible = "qcom,rpmcc-sm6125", "qcom,rpmcc"; |
| #clock-cells = <1>; |
| clocks = <&xo_board>; |
| clock-names = "xo"; |
| }; |
| |
| rpmpd: power-controller { |
| compatible = "qcom,sm6125-rpmpd"; |
| #power-domain-cells = <1>; |
| operating-points-v2 = <&rpmpd_opp_table>; |
| |
| rpmpd_opp_table: opp-table { |
| compatible = "operating-points-v2"; |
| |
| rpmpd_opp_ret: opp1 { |
| opp-level = <RPM_SMD_LEVEL_RETENTION>; |
| }; |
| |
| rpmpd_opp_ret_plus: opp2 { |
| opp-level = <RPM_SMD_LEVEL_RETENTION_PLUS>; |
| }; |
| |
| rpmpd_opp_min_svs: opp3 { |
| opp-level = <RPM_SMD_LEVEL_MIN_SVS>; |
| }; |
| |
| rpmpd_opp_low_svs: opp4 { |
| opp-level = <RPM_SMD_LEVEL_LOW_SVS>; |
| }; |
| |
| rpmpd_opp_svs: opp5 { |
| opp-level = <RPM_SMD_LEVEL_SVS>; |
| }; |
| |
| rpmpd_opp_svs_plus: opp6 { |
| opp-level = <RPM_SMD_LEVEL_SVS_PLUS>; |
| }; |
| |
| rpmpd_opp_nom: opp7 { |
| opp-level = <RPM_SMD_LEVEL_NOM>; |
| }; |
| |
| rpmpd_opp_nom_plus: opp8 { |
| opp-level = <RPM_SMD_LEVEL_NOM_PLUS>; |
| }; |
| |
| rpmpd_opp_turbo: opp9 { |
| opp-level = <RPM_SMD_LEVEL_TURBO>; |
| }; |
| |
| rpmpd_opp_turbo_no_cpr: opp10 { |
| opp-level = <RPM_SMD_LEVEL_TURBO_NO_CPR>; |
| }; |
| }; |
| }; |
| }; |
| }; |
| }; |
| |
| reserved_memory: reserved-memory { |
| #address-cells = <2>; |
| #size-cells = <2>; |
| ranges; |
| |
| hyp_mem: memory@45700000 { |
| reg = <0x0 0x45700000 0x0 0x600000>; |
| no-map; |
| }; |
| |
| xbl_aop_mem: memory@45e00000 { |
| reg = <0x0 0x45e00000 0x0 0x140000>; |
| no-map; |
| }; |
| |
| sec_apps_mem: memory@45fff000 { |
| reg = <0x0 0x45fff000 0x0 0x1000>; |
| no-map; |
| }; |
| |
| smem_mem: memory@46000000 { |
| reg = <0x0 0x46000000 0x0 0x200000>; |
| no-map; |
| }; |
| |
| reserved_mem1: memory@46200000 { |
| reg = <0x0 0x46200000 0x0 0x2d00000>; |
| no-map; |
| }; |
| |
| camera_mem: memory@4ab00000 { |
| reg = <0x0 0x4ab00000 0x0 0x500000>; |
| no-map; |
| }; |
| |
| modem_mem: memory@4b000000 { |
| reg = <0x0 0x4b000000 0x0 0x7e00000>; |
| no-map; |
| }; |
| |
| venus_mem: memory@52e00000 { |
| reg = <0x0 0x52e00000 0x0 0x500000>; |
| no-map; |
| }; |
| |
| wlan_msa_mem: memory@53300000 { |
| reg = <0x0 0x53300000 0x0 0x200000>; |
| no-map; |
| }; |
| |
| cdsp_mem: memory@53500000 { |
| reg = <0x0 0x53500000 0x0 0x1e00000>; |
| no-map; |
| }; |
| |
| adsp_pil_mem: memory@55300000 { |
| reg = <0x0 0x55300000 0x0 0x1e00000>; |
| no-map; |
| }; |
| |
| ipa_fw_mem: memory@57100000 { |
| reg = <0x0 0x57100000 0x0 0x10000>; |
| no-map; |
| }; |
| |
| ipa_gsi_mem: memory@57110000 { |
| reg = <0x0 0x57110000 0x0 0x5000>; |
| no-map; |
| }; |
| |
| gpu_mem: memory@57115000 { |
| reg = <0x0 0x57115000 0x0 0x2000>; |
| no-map; |
| }; |
| |
| cont_splash_mem: memory@5c000000 { |
| reg = <0x0 0x5c000000 0x0 0x00f00000>; |
| no-map; |
| }; |
| |
| dfps_data_mem: memory@5cf00000 { |
| reg = <0x0 0x5cf00000 0x0 0x0100000>; |
| no-map; |
| }; |
| |
| cdsp_sec_mem: memory@5f800000 { |
| reg = <0x0 0x5f800000 0x0 0x1e00000>; |
| no-map; |
| }; |
| |
| qseecom_mem: memory@5e400000 { |
| reg = <0x0 0x5e400000 0x0 0x1400000>; |
| no-map; |
| }; |
| |
| sdsp_mem: memory@f3000000 { |
| reg = <0x0 0xf3000000 0x0 0x400000>; |
| no-map; |
| }; |
| |
| adsp_mem: memory@f3400000 { |
| reg = <0x0 0xf3400000 0x0 0x800000>; |
| no-map; |
| }; |
| |
| qseecom_ta_mem: memory@13fc00000 { |
| reg = <0x1 0x3fc00000 0x0 0x400000>; |
| no-map; |
| }; |
| }; |
| |
| smem: smem { |
| compatible = "qcom,smem"; |
| memory-region = <&smem_mem>; |
| hwlocks = <&tcsr_mutex 3>; |
| }; |
| |
| soc@0 { |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges = <0x00 0x00 0x00 0xffffffff>; |
| compatible = "simple-bus"; |
| |
| tcsr_mutex: hwlock@340000 { |
| compatible = "qcom,tcsr-mutex"; |
| reg = <0x00340000 0x20000>; |
| #hwlock-cells = <1>; |
| }; |
| |
| tlmm: pinctrl@500000 { |
| compatible = "qcom,sm6125-tlmm"; |
| reg = <0x00500000 0x400000>, |
| <0x00900000 0x400000>, |
| <0x00d00000 0x400000>; |
| reg-names = "west", "south", "east"; |
| interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>; |
| gpio-controller; |
| gpio-ranges = <&tlmm 0 0 134>; |
| #gpio-cells = <2>; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| |
| sdc2_off_state: sdc2-off-state { |
| clk-pins { |
| pins = "sdc2_clk"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| cmd-pins { |
| pins = "sdc2_cmd"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| data-pins { |
| pins = "sdc2_data"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| }; |
| |
| sdc2_on_state: sdc2-on-state { |
| clk-pins { |
| pins = "sdc2_clk"; |
| drive-strength = <16>; |
| bias-disable; |
| }; |
| |
| cmd-pins { |
| pins = "sdc2_cmd"; |
| drive-strength = <10>; |
| bias-pull-up; |
| }; |
| |
| data-pins { |
| pins = "sdc2_data"; |
| drive-strength = <10>; |
| bias-pull-up; |
| }; |
| }; |
| |
| qup_i2c0_default: qup-i2c0-default-state { |
| pins = "gpio0", "gpio1"; |
| function = "qup00"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c0_sleep: qup-i2c0-sleep-state { |
| pins = "gpio0", "gpio1"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c1_default: qup-i2c1-default-state { |
| pins = "gpio4", "gpio5"; |
| function = "qup01"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c1_sleep: qup-i2c1-sleep-state { |
| pins = "gpio4", "gpio5"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c2_default: qup-i2c2-default-state { |
| pins = "gpio6", "gpio7"; |
| function = "qup02"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c2_sleep: qup-i2c2-sleep-state { |
| pins = "gpio6", "gpio7"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c3_default: qup-i2c3-default-state { |
| pins = "gpio14", "gpio15"; |
| function = "qup03"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c3_sleep: qup-i2c3-sleep-state { |
| pins = "gpio14", "gpio15"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c4_default: qup-i2c4-default-state { |
| pins = "gpio16", "gpio17"; |
| function = "qup04"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c4_sleep: qup-i2c4-sleep-state { |
| pins = "gpio16", "gpio17"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c5_default: qup-i2c5-default-state { |
| pins = "gpio22", "gpio23"; |
| function = "qup10"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c5_sleep: qup-i2c5-sleep-state { |
| pins = "gpio22", "gpio23"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c6_default: qup-i2c6-default-state { |
| pins = "gpio30", "gpio31"; |
| function = "qup11"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c6_sleep: qup-i2c6-sleep-state { |
| pins = "gpio30", "gpio31"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c7_default: qup-i2c7-default-state { |
| pins = "gpio28", "gpio29"; |
| function = "qup12"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c7_sleep: qup-i2c7-sleep-state { |
| pins = "gpio28", "gpio29"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c8_default: qup-i2c8-default-state { |
| pins = "gpio18", "gpio19"; |
| function = "qup13"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c8_sleep: qup-i2c8-sleep-state { |
| pins = "gpio18", "gpio19"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c9_default: qup-i2c9-default-state { |
| pins = "gpio10", "gpio11"; |
| function = "qup14"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| qup_i2c9_sleep: qup-i2c9-sleep-state { |
| pins = "gpio10", "gpio11"; |
| function = "gpio"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_spi0_default: qup-spi0-default-state { |
| pins = "gpio0", "gpio1", "gpio2", "gpio3"; |
| function = "qup00"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi0_sleep: qup-spi0-sleep-state { |
| pins = "gpio0", "gpio1", "gpio2", "gpio3"; |
| function = "gpio"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi2_default: qup-spi2-default-state { |
| pins = "gpio6", "gpio7", "gpio8", "gpio9"; |
| function = "qup02"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi2_sleep: qup-spi2-sleep-state { |
| pins = "gpio6", "gpio7", "gpio8", "gpio9"; |
| function = "gpio"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi5_default: qup-spi5-default-state { |
| pins = "gpio22", "gpio23", "gpio24", "gpio25"; |
| function = "qup10"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi5_sleep: qup-spi5-sleep-state { |
| pins = "gpio22", "gpio23", "gpio24", "gpio25"; |
| function = "gpio"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi6_default: qup-spi6-default-state { |
| pins = "gpio30", "gpio31", "gpio32", "gpio33"; |
| function = "qup11"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi6_sleep: qup-spi6-sleep-state { |
| pins = "gpio30", "gpio31", "gpio32", "gpio33"; |
| function = "gpio"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi8_default: qup-spi8-default-state { |
| pins = "gpio18", "gpio19", "gpio20", "gpio21"; |
| function = "qup13"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi8_sleep: qup-spi8-sleep-state { |
| pins = "gpio18", "gpio19", "gpio20", "gpio21"; |
| function = "gpio"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi9_default: qup-spi9-default-state { |
| pins = "gpio10", "gpio11", "gpio12", "gpio13"; |
| function = "qup14"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_spi9_sleep: qup-spi9-sleep-state { |
| pins = "gpio10", "gpio11", "gpio12", "gpio13"; |
| function = "gpio"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| }; |
| |
| gcc: clock-controller@1400000 { |
| compatible = "qcom,gcc-sm6125"; |
| reg = <0x01400000 0x1f0000>; |
| #clock-cells = <1>; |
| #reset-cells = <1>; |
| #power-domain-cells = <1>; |
| clock-names = "bi_tcxo", "sleep_clk"; |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&sleep_clk>; |
| }; |
| |
| hsusb_phy1: phy@1613000 { |
| compatible = "qcom,msm8996-qusb2-phy"; |
| reg = <0x01613000 0x180>; |
| #phy-cells = <0>; |
| |
| clocks = <&gcc GCC_AHB2PHY_USB_CLK>, |
| <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "cfg_ahb", "ref"; |
| |
| resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>; |
| status = "disabled"; |
| }; |
| |
| spmi_bus: spmi@1c40000 { |
| compatible = "qcom,spmi-pmic-arb"; |
| reg = <0x01c40000 0x1100>, |
| <0x01e00000 0x2000000>, |
| <0x03e00000 0x100000>, |
| <0x03f00000 0xa0000>, |
| <0x01c0a000 0x26000>; |
| reg-names = "core", "chnls", "obsrvr", "intr", "cnfg"; |
| interrupt-names = "periph_irq"; |
| interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>; |
| qcom,ee = <0>; |
| qcom,channel = <0>; |
| #address-cells = <2>; |
| #size-cells = <0>; |
| interrupt-controller; |
| #interrupt-cells = <4>; |
| }; |
| |
| rpm_msg_ram: sram@45f0000 { |
| compatible = "qcom,rpm-msg-ram"; |
| reg = <0x045f0000 0x7000>; |
| }; |
| |
| sdhc_1: mmc@4744000 { |
| compatible = "qcom,sm6125-sdhci", "qcom,sdhci-msm-v5"; |
| reg = <0x04744000 0x1000>, <0x04745000 0x1000>; |
| reg-names = "hc", "cqhci"; |
| |
| interrupts = <GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "hc_irq", "pwr_irq"; |
| |
| clocks = <&gcc GCC_SDCC1_AHB_CLK>, |
| <&gcc GCC_SDCC1_APPS_CLK>, |
| <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "iface", "core", "xo"; |
| iommus = <&apps_smmu 0x160 0x0>; |
| |
| power-domains = <&rpmpd SM6125_VDDCX>; |
| |
| qcom,dll-config = <0x000f642c>; |
| qcom,ddr-config = <0x80040873>; |
| |
| bus-width = <8>; |
| non-removable; |
| supports-cqe; |
| |
| status = "disabled"; |
| }; |
| |
| sdhc_2: mmc@4784000 { |
| compatible = "qcom,sm6125-sdhci", "qcom,sdhci-msm-v5"; |
| reg = <0x04784000 0x1000>; |
| reg-names = "hc"; |
| |
| interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "hc_irq", "pwr_irq"; |
| |
| clocks = <&gcc GCC_SDCC2_AHB_CLK>, |
| <&gcc GCC_SDCC2_APPS_CLK>, |
| <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "iface", "core", "xo"; |
| iommus = <&apps_smmu 0x180 0x0>; |
| |
| pinctrl-0 = <&sdc2_on_state>; |
| pinctrl-1 = <&sdc2_off_state>; |
| pinctrl-names = "default", "sleep"; |
| |
| power-domains = <&rpmpd SM6125_VDDCX>; |
| |
| qcom,dll-config = <0x0007642c>; |
| qcom,ddr-config = <0x80040873>; |
| |
| bus-width = <4>; |
| status = "disabled"; |
| }; |
| |
| ufs_mem_hc: ufs@4804000 { |
| compatible = "qcom,sm6125-ufshc", "qcom,ufshc", "jedec,ufs-2.0"; |
| reg = <0x04804000 0x3000>, <0x04810000 0x8000>; |
| reg-names = "std", "ice"; |
| interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>; |
| |
| clocks = <&gcc GCC_UFS_PHY_AXI_CLK>, |
| <&gcc GCC_SYS_NOC_UFS_PHY_AXI_CLK>, |
| <&gcc GCC_UFS_PHY_AHB_CLK>, |
| <&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>, |
| <&rpmcc RPM_SMD_XO_CLK_SRC>, |
| <&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>, |
| <&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>, |
| <&gcc GCC_UFS_PHY_ICE_CORE_CLK>; |
| clock-names = "core_clk", |
| "bus_aggr_clk", |
| "iface_clk", |
| "core_clk_unipro", |
| "ref_clk", |
| "tx_lane0_sync_clk", |
| "rx_lane0_sync_clk", |
| "ice_core_clk"; |
| freq-table-hz = <50000000 240000000>, |
| <0 0>, |
| <0 0>, |
| <37500000 150000000>, |
| <0 0>, |
| <0 0>, |
| <0 0>, |
| <75000000 300000000>; |
| |
| resets = <&gcc GCC_UFS_PHY_BCR>; |
| reset-names = "rst"; |
| #reset-cells = <1>; |
| |
| phys = <&ufs_mem_phy>; |
| phy-names = "ufsphy"; |
| |
| lanes-per-direction = <1>; |
| |
| iommus = <&apps_smmu 0x200 0x0>; |
| |
| status = "disabled"; |
| }; |
| |
| ufs_mem_phy: phy@4807000 { |
| compatible = "qcom,sm6125-qmp-ufs-phy"; |
| reg = <0x04807000 0xdb8>; |
| |
| clocks = <&gcc GCC_UFS_MEM_CLKREF_CLK>, |
| <&gcc GCC_UFS_PHY_PHY_AUX_CLK>; |
| clock-names = "ref", |
| "ref_aux"; |
| |
| resets = <&ufs_mem_hc 0>; |
| reset-names = "ufsphy"; |
| |
| power-domains = <&gcc UFS_PHY_GDSC>; |
| |
| #phy-cells = <0>; |
| |
| status = "disabled"; |
| }; |
| |
| gpi_dma0: dma-controller@4a00000 { |
| compatible = "qcom,sm6125-gpi-dma", "qcom,sdm845-gpi-dma"; |
| reg = <0x04a00000 0x60000>; |
| interrupts = <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>; |
| dma-channels = <8>; |
| dma-channel-mask = <0x1f>; |
| iommus = <&apps_smmu 0x136 0x0>; |
| #dma-cells = <3>; |
| status = "disabled"; |
| }; |
| |
| qupv3_id_0: geniqup@4ac0000 { |
| compatible = "qcom,geni-se-qup"; |
| reg = <0x04ac0000 0x2000>; |
| clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, |
| <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; |
| clock-names = "m-ahb", "s-ahb"; |
| iommus = <&apps_smmu 0x123 0x0>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| status = "disabled"; |
| |
| i2c0: i2c@4a80000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04a80000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c0_default>; |
| pinctrl-1 = <&qup_i2c0_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma0 0 0 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 0 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi0: spi@4a80000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x04a80000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_spi0_default>; |
| pinctrl-1 = <&qup_spi0_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma0 0 0 QCOM_GPI_SPI>, |
| <&gpi_dma0 1 0 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c1: i2c@4a84000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04a84000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c1_default>; |
| pinctrl-1 = <&qup_i2c1_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma0 0 1 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 1 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c2: i2c@4a88000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04a88000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c2_default>; |
| pinctrl-1 = <&qup_i2c2_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma0 0 2 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 2 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi2: spi@4a88000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x04a88000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_spi2_default>; |
| pinctrl-1 = <&qup_spi2_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma0 0 2 QCOM_GPI_SPI>, |
| <&gpi_dma0 1 2 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c3: i2c@4a8c000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04a8c000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c3_default>; |
| pinctrl-1 = <&qup_i2c3_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma0 0 3 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 3 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c4: i2c@4a90000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04a90000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c4_default>; |
| pinctrl-1 = <&qup_i2c4_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma0 0 4 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 4 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| }; |
| |
| gpi_dma1: dma-controller@4c00000 { |
| compatible = "qcom,sm6125-gpi-dma", "qcom,sdm845-gpi-dma"; |
| reg = <0x04c00000 0x60000>; |
| interrupts = <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>; |
| dma-channels = <8>; |
| dma-channel-mask = <0x0f>; |
| iommus = <&apps_smmu 0x156 0x0>; |
| #dma-cells = <3>; |
| status = "disabled"; |
| }; |
| |
| qupv3_id_1: geniqup@4cc0000 { |
| compatible = "qcom,geni-se-qup"; |
| reg = <0x04cc0000 0x2000>; |
| clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>, |
| <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>; |
| clock-names = "m-ahb", "s-ahb"; |
| iommus = <&apps_smmu 0x143 0x0>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| status = "disabled"; |
| |
| i2c5: i2c@4c80000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04c80000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c5_default>; |
| pinctrl-1 = <&qup_i2c5_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 0 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 0 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi5: spi@4c80000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x04c80000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_spi5_default>; |
| pinctrl-1 = <&qup_spi5_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 0 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 0 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c6: i2c@4c84000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04c84000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c6_default>; |
| pinctrl-1 = <&qup_i2c6_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 1 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 1 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi6: spi@4c84000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x04c84000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_spi6_default>; |
| pinctrl-1 = <&qup_spi6_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 1 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 1 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c7: i2c@4c88000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04c88000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c7_default>; |
| pinctrl-1 = <&qup_i2c7_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 2 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 2 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c8: i2c@4c8c000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04c8c000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c8_default>; |
| pinctrl-1 = <&qup_i2c8_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 3 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 3 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi8: spi@4c8c000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x04c8c000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_spi8_default>; |
| pinctrl-1 = <&qup_spi8_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 3 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 3 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c9: i2c@4c90000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x04c90000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_i2c9_default>; |
| pinctrl-1 = <&qup_i2c9_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 4 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 4 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi9: spi@4c90000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x04c90000 0x4000>; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; |
| clock-names = "se"; |
| interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-0 = <&qup_spi9_default>; |
| pinctrl-1 = <&qup_spi9_sleep>; |
| pinctrl-names = "default", "sleep"; |
| dmas = <&gpi_dma1 0 4 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 4 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| }; |
| |
| usb3: usb@4ef8800 { |
| compatible = "qcom,sm6125-dwc3", "qcom,dwc3"; |
| reg = <0x04ef8800 0x400>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| |
| clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, |
| <&gcc GCC_USB30_PRIM_MASTER_CLK>, |
| <&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>, |
| <&gcc GCC_USB30_PRIM_SLEEP_CLK>, |
| <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, |
| <&gcc GCC_USB3_PRIM_CLKREF_CLK>; |
| clock-names = "cfg_noc", |
| "core", |
| "iface", |
| "sleep", |
| "mock_utmi", |
| "xo"; |
| |
| assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, |
| <&gcc GCC_USB30_PRIM_MASTER_CLK>; |
| assigned-clock-rates = <19200000>, <66666667>; |
| |
| interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "hs_phy_irq", "ss_phy_irq"; |
| |
| power-domains = <&gcc USB30_PRIM_GDSC>; |
| qcom,select-utmi-as-pipe-clk; |
| status = "disabled"; |
| |
| usb3_dwc3: usb@4e00000 { |
| compatible = "snps,dwc3"; |
| reg = <0x04e00000 0xcd00>; |
| interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>; |
| iommus = <&apps_smmu 0x100 0x0>; |
| phys = <&hsusb_phy1>; |
| phy-names = "usb2-phy"; |
| snps,dis_u2_susphy_quirk; |
| snps,dis_enblslpm_quirk; |
| maximum-speed = "high-speed"; |
| dr_mode = "peripheral"; |
| }; |
| }; |
| |
| sram@4690000 { |
| compatible = "qcom,rpm-stats"; |
| reg = <0x04690000 0x10000>; |
| }; |
| |
| mdss: display-subsystem@5e00000 { |
| compatible = "qcom,sm6125-mdss"; |
| reg = <0x05e00000 0x1000>; |
| reg-names = "mdss"; |
| |
| interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-controller; |
| #interrupt-cells = <1>; |
| |
| clocks = <&gcc GCC_DISP_AHB_CLK>, |
| <&dispcc DISP_CC_MDSS_AHB_CLK>, |
| <&dispcc DISP_CC_MDSS_MDP_CLK>; |
| clock-names = "iface", |
| "ahb", |
| "core"; |
| |
| power-domains = <&dispcc MDSS_GDSC>; |
| |
| iommus = <&apps_smmu 0x400 0x0>; |
| |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| |
| status = "disabled"; |
| |
| mdss_mdp: display-controller@5e01000 { |
| compatible = "qcom,sm6125-dpu"; |
| reg = <0x05e01000 0x83208>, |
| <0x05eb0000 0x2008>; |
| reg-names = "mdp", "vbif"; |
| |
| interrupt-parent = <&mdss>; |
| interrupts = <0>; |
| |
| clocks = <&gcc GCC_DISP_HF_AXI_CLK>, |
| <&dispcc DISP_CC_MDSS_AHB_CLK>, |
| <&dispcc DISP_CC_MDSS_ROT_CLK>, |
| <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, |
| <&dispcc DISP_CC_MDSS_MDP_CLK>, |
| <&dispcc DISP_CC_MDSS_VSYNC_CLK>, |
| <&gcc GCC_DISP_THROTTLE_CORE_CLK>; |
| clock-names = "bus", |
| "iface", |
| "rot", |
| "lut", |
| "core", |
| "vsync", |
| "throttle"; |
| assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>; |
| assigned-clock-rates = <19200000>; |
| |
| operating-points-v2 = <&mdp_opp_table>; |
| power-domains = <&rpmpd SM6125_VDDCX>; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@0 { |
| reg = <0>; |
| dpu_intf1_out: endpoint { |
| remote-endpoint = <&mdss_dsi0_in>; |
| }; |
| }; |
| }; |
| |
| mdp_opp_table: opp-table { |
| compatible = "operating-points-v2"; |
| |
| opp-192000000 { |
| opp-hz = /bits/ 64 <192000000>; |
| required-opps = <&rpmpd_opp_low_svs>; |
| }; |
| |
| opp-256000000 { |
| opp-hz = /bits/ 64 <256000000>; |
| required-opps = <&rpmpd_opp_svs>; |
| }; |
| |
| opp-307200000 { |
| opp-hz = /bits/ 64 <307200000>; |
| required-opps = <&rpmpd_opp_svs_plus>; |
| }; |
| |
| opp-384000000 { |
| opp-hz = /bits/ 64 <384000000>; |
| required-opps = <&rpmpd_opp_nom>; |
| }; |
| |
| opp-400000000 { |
| opp-hz = /bits/ 64 <400000000>; |
| required-opps = <&rpmpd_opp_turbo>; |
| }; |
| }; |
| }; |
| |
| mdss_dsi0: dsi@5e94000 { |
| compatible = "qcom,sm6125-dsi-ctrl", "qcom,mdss-dsi-ctrl"; |
| reg = <0x05e94000 0x400>; |
| reg-names = "dsi_ctrl"; |
| |
| interrupt-parent = <&mdss>; |
| interrupts = <4>; |
| |
| clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>, |
| <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, |
| <&dispcc DISP_CC_MDSS_PCLK0_CLK>, |
| <&dispcc DISP_CC_MDSS_ESC0_CLK>, |
| <&dispcc DISP_CC_MDSS_AHB_CLK>, |
| <&gcc GCC_DISP_HF_AXI_CLK>; |
| clock-names = "byte", |
| "byte_intf", |
| "pixel", |
| "core", |
| "iface", |
| "bus"; |
| assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, |
| <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; |
| assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>; |
| |
| operating-points-v2 = <&dsi_opp_table>; |
| power-domains = <&rpmpd SM6125_VDDCX>; |
| |
| phys = <&mdss_dsi0_phy>; |
| phy-names = "dsi"; |
| |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| status = "disabled"; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@0 { |
| reg = <0>; |
| mdss_dsi0_in: endpoint { |
| remote-endpoint = <&dpu_intf1_out>; |
| }; |
| }; |
| |
| port@1 { |
| reg = <1>; |
| mdss_dsi0_out: endpoint { |
| }; |
| }; |
| }; |
| |
| dsi_opp_table: opp-table { |
| compatible = "operating-points-v2"; |
| |
| opp-164000000 { |
| opp-hz = /bits/ 64 <164000000>; |
| required-opps = <&rpmpd_opp_low_svs>; |
| }; |
| |
| opp-187500000 { |
| opp-hz = /bits/ 64 <187500000>; |
| required-opps = <&rpmpd_opp_svs>; |
| }; |
| }; |
| }; |
| |
| mdss_dsi0_phy: phy@5e94400 { |
| compatible = "qcom,sm6125-dsi-phy-14nm"; |
| reg = <0x05e94400 0x100>, |
| <0x05e94500 0x300>, |
| <0x05e94800 0x188>; |
| reg-names = "dsi_phy", |
| "dsi_phy_lane", |
| "dsi_pll"; |
| |
| #clock-cells = <1>; |
| #phy-cells = <0>; |
| |
| clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, |
| <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "iface", |
| "ref"; |
| |
| required-opps = <&rpmpd_opp_nom>; |
| power-domains = <&rpmpd SM6125_VDDMX>; |
| |
| status = "disabled"; |
| }; |
| }; |
| |
| dispcc: clock-controller@5f00000 { |
| compatible = "qcom,sm6125-dispcc"; |
| reg = <0x05f00000 0x20000>; |
| |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, |
| <&mdss_dsi0_phy 0>, |
| <&mdss_dsi0_phy 1>, |
| <0>, |
| <0>, |
| <0>, |
| <&gcc GCC_DISP_AHB_CLK>, |
| <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>; |
| clock-names = "bi_tcxo", |
| "dsi0_phy_pll_out_byteclk", |
| "dsi0_phy_pll_out_dsiclk", |
| "dsi1_phy_pll_out_dsiclk", |
| "dp_phy_pll_link_clk", |
| "dp_phy_pll_vco_div_clk", |
| "cfg_ahb_clk", |
| "gcc_disp_gpll0_div_clk_src"; |
| |
| required-opps = <&rpmpd_opp_ret>; |
| power-domains = <&rpmpd SM6125_VDDCX>; |
| |
| #clock-cells = <1>; |
| #power-domain-cells = <1>; |
| }; |
| |
| apps_smmu: iommu@c600000 { |
| compatible = "qcom,sm6125-smmu-500", "qcom,smmu-500", "arm,mmu-500"; |
| reg = <0x0c600000 0x80000>; |
| interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>; |
| |
| #global-interrupts = <1>; |
| #iommu-cells = <2>; |
| }; |
| |
| apcs_glb: mailbox@f111000 { |
| compatible = "qcom,sm6125-apcs-hmss-global", |
| "qcom,msm8994-apcs-kpss-global"; |
| reg = <0x0f111000 0x1000>; |
| |
| #mbox-cells = <1>; |
| }; |
| |
| timer@f120000 { |
| compatible = "arm,armv7-timer-mem"; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| reg = <0x0f120000 0x1000>; |
| clock-frequency = <19200000>; |
| |
| frame@f121000 { |
| frame-number = <0>; |
| interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0f121000 0x1000>, |
| <0x0f122000 0x1000>; |
| }; |
| |
| frame@f123000 { |
| frame-number = <1>; |
| interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0f123000 0x1000>; |
| status = "disabled"; |
| }; |
| |
| frame@f124000 { |
| frame-number = <2>; |
| interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0f124000 0x1000>; |
| status = "disabled"; |
| }; |
| |
| frame@f125000 { |
| frame-number = <3>; |
| interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0f125000 0x1000>; |
| status = "disabled"; |
| }; |
| |
| frame@f126000 { |
| frame-number = <4>; |
| interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0f126000 0x1000>; |
| status = "disabled"; |
| }; |
| |
| frame@f127000 { |
| frame-number = <5>; |
| interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0f127000 0x1000>; |
| status = "disabled"; |
| }; |
| |
| frame@f128000 { |
| frame-number = <6>; |
| interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0f128000 0x1000>; |
| status = "disabled"; |
| }; |
| }; |
| |
| intc: interrupt-controller@f200000 { |
| compatible = "arm,gic-v3"; |
| reg = <0x0f200000 0x20000>, |
| <0x0f300000 0x100000>; |
| #interrupt-cells = <3>; |
| interrupt-controller; |
| interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; |
| }; |
| }; |
| |
| timer { |
| compatible = "arm,armv8-timer"; |
| interrupts = <GIC_PPI 1 0xf08 |
| GIC_PPI 2 0xf08 |
| GIC_PPI 3 0xf08 |
| GIC_PPI 0 0xf08>; |
| clock-frequency = <19200000>; |
| }; |
| }; |
