| /* arch/arm/mach-s3c2410/include/mach/regs-timer.h |
| * |
| * Copyright (c) 2003 Simtec Electronics <linux@simtec.co.uk> |
| * http://www.simtec.co.uk/products/SWLINUX/ |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License version 2 as |
| * published by the Free Software Foundation. |
| * |
| * S3C2410 Timer configuration |
| */ |
| |
| |
| #ifndef __ASM_ARCH_REGS_TIMER_H |
| #define __ASM_ARCH_REGS_TIMER_H |
| |
| #define S3C_TIMERREG(x) (S3C_VA_TIMER + (x)) |
| #define S3C_TIMERREG2(tmr,reg) S3C_TIMERREG((reg)+0x0c+((tmr)*0x0c)) |
| |
| #define S3C2410_TCFG0 S3C_TIMERREG(0x00) |
| #define S3C2410_TCFG1 S3C_TIMERREG(0x04) |
| #define S3C2410_TCON S3C_TIMERREG(0x08) |
| |
| #define S3C2410_TCFG_PRESCALER0_MASK (255<<0) |
| #define S3C2410_TCFG_PRESCALER1_MASK (255<<8) |
| #define S3C2410_TCFG_PRESCALER1_SHIFT (8) |
| #define S3C2410_TCFG_DEADZONE_MASK (255<<16) |
| #define S3C2410_TCFG_DEADZONE_SHIFT (16) |
| |
| #define S3C2410_TCFG1_MUX4_DIV2 (0<<16) |
| #define S3C2410_TCFG1_MUX4_DIV4 (1<<16) |
| #define S3C2410_TCFG1_MUX4_DIV8 (2<<16) |
| #define S3C2410_TCFG1_MUX4_DIV16 (3<<16) |
| #define S3C2410_TCFG1_MUX4_TCLK1 (4<<16) |
| #define S3C2410_TCFG1_MUX4_MASK (15<<16) |
| #define S3C2410_TCFG1_MUX4_SHIFT (16) |
| |
| #define S3C2410_TCFG1_MUX3_DIV2 (0<<12) |
| #define S3C2410_TCFG1_MUX3_DIV4 (1<<12) |
| #define S3C2410_TCFG1_MUX3_DIV8 (2<<12) |
| #define S3C2410_TCFG1_MUX3_DIV16 (3<<12) |
| #define S3C2410_TCFG1_MUX3_TCLK1 (4<<12) |
| #define S3C2410_TCFG1_MUX3_MASK (15<<12) |
| |
| |
| #define S3C2410_TCFG1_MUX2_DIV2 (0<<8) |
| #define S3C2410_TCFG1_MUX2_DIV4 (1<<8) |
| #define S3C2410_TCFG1_MUX2_DIV8 (2<<8) |
| #define S3C2410_TCFG1_MUX2_DIV16 (3<<8) |
| #define S3C2410_TCFG1_MUX2_TCLK1 (4<<8) |
| #define S3C2410_TCFG1_MUX2_MASK (15<<8) |
| |
| |
| #define S3C2410_TCFG1_MUX1_DIV2 (0<<4) |
| #define S3C2410_TCFG1_MUX1_DIV4 (1<<4) |
| #define S3C2410_TCFG1_MUX1_DIV8 (2<<4) |
| #define S3C2410_TCFG1_MUX1_DIV16 (3<<4) |
| #define S3C2410_TCFG1_MUX1_TCLK0 (4<<4) |
| #define S3C2410_TCFG1_MUX1_MASK (15<<4) |
| |
| #define S3C2410_TCFG1_MUX0_DIV2 (0<<0) |
| #define S3C2410_TCFG1_MUX0_DIV4 (1<<0) |
| #define S3C2410_TCFG1_MUX0_DIV8 (2<<0) |
| #define S3C2410_TCFG1_MUX0_DIV16 (3<<0) |
| #define S3C2410_TCFG1_MUX0_TCLK0 (4<<0) |
| #define S3C2410_TCFG1_MUX0_MASK (15<<0) |
| |
| #define S3C2410_TCFG1_MUX_DIV2 (0<<0) |
| #define S3C2410_TCFG1_MUX_DIV4 (1<<0) |
| #define S3C2410_TCFG1_MUX_DIV8 (2<<0) |
| #define S3C2410_TCFG1_MUX_DIV16 (3<<0) |
| #define S3C2410_TCFG1_MUX_TCLK (4<<0) |
| #define S3C2410_TCFG1_MUX_MASK (15<<0) |
| |
| #define S3C2410_TCFG1_SHIFT(x) ((x) * 4) |
| |
| /* for each timer, we have an count buffer, an compare buffer and |
| * an observation buffer |
| */ |
| |
| /* WARNING - timer 4 has no buffer reg, and it's observation is at +4 */ |
| |
| #define S3C2410_TCNTB(tmr) S3C_TIMERREG2(tmr, 0x00) |
| #define S3C2410_TCMPB(tmr) S3C_TIMERREG2(tmr, 0x04) |
| #define S3C2410_TCNTO(tmr) S3C_TIMERREG2(tmr, (((tmr) == 4) ? 0x04 : 0x08)) |
| |
| #define S3C2410_TCON_T4RELOAD (1<<22) |
| #define S3C2410_TCON_T4MANUALUPD (1<<21) |
| #define S3C2410_TCON_T4START (1<<20) |
| |
| #define S3C2410_TCON_T3RELOAD (1<<19) |
| #define S3C2410_TCON_T3INVERT (1<<18) |
| #define S3C2410_TCON_T3MANUALUPD (1<<17) |
| #define S3C2410_TCON_T3START (1<<16) |
| |
| #define S3C2410_TCON_T2RELOAD (1<<15) |
| #define S3C2410_TCON_T2INVERT (1<<14) |
| #define S3C2410_TCON_T2MANUALUPD (1<<13) |
| #define S3C2410_TCON_T2START (1<<12) |
| |
| #define S3C2410_TCON_T1RELOAD (1<<11) |
| #define S3C2410_TCON_T1INVERT (1<<10) |
| #define S3C2410_TCON_T1MANUALUPD (1<<9) |
| #define S3C2410_TCON_T1START (1<<8) |
| |
| #define S3C2410_TCON_T0DEADZONE (1<<4) |
| #define S3C2410_TCON_T0RELOAD (1<<3) |
| #define S3C2410_TCON_T0INVERT (1<<2) |
| #define S3C2410_TCON_T0MANUALUPD (1<<1) |
| #define S3C2410_TCON_T0START (1<<0) |
| |
| #endif /* __ASM_ARCH_REGS_TIMER_H */ |
| |
| |
| |
