| /* |
| * DO NOT EDIT THIS FILE |
| * This file is under version control at |
| * svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/ |
| * and can be replaced with that version at any time |
| * DO NOT EDIT THIS FILE |
| * |
| * Copyright 2004-2010 Analog Devices Inc. |
| * Licensed under the ADI BSD license. |
| * https://docs.blackfin.uclinux.org/doku.php?id=adi_bsd |
| */ |
| |
| /* This file should be up to date with: |
| * - Revision E, 01/26/2010; ADSP-BF512/BF514/BF516/BF518 Blackfin Processor Anomaly List |
| */ |
| |
| /* We plan on not supporting 0.0 silicon, but 0.1 isn't out yet - sorry */ |
| #if __SILICON_REVISION__ < 0 |
| # error will not work on BF518 silicon version |
| #endif |
| |
| #ifndef _MACH_ANOMALY_H_ |
| #define _MACH_ANOMALY_H_ |
| |
| /* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */ |
| #define ANOMALY_05000074 (1) |
| /* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */ |
| #define ANOMALY_05000119 (1) |
| /* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */ |
| #define ANOMALY_05000122 (1) |
| /* False Hardware Error from an Access in the Shadow of a Conditional Branch */ |
| #define ANOMALY_05000245 (1) |
| /* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */ |
| #define ANOMALY_05000254 (1) |
| /* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */ |
| #define ANOMALY_05000265 (1) |
| /* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */ |
| #define ANOMALY_05000310 (1) |
| /* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */ |
| #define ANOMALY_05000366 (1) |
| /* Lockbox SESR Firmware Does Not Save/Restore Full Context */ |
| #define ANOMALY_05000405 (1) |
| /* Lockbox Firmware Memory Cleanup Routine Does not Clear Registers */ |
| #define ANOMALY_05000408 (1) |
| /* Speculative Fetches Can Cause Undesired External FIFO Operations */ |
| #define ANOMALY_05000416 (1) |
| /* TWI Fall Time (Tof) May Violate the Minimum I2C Specification */ |
| #define ANOMALY_05000421 (1) |
| /* TWI Input Capacitance (Ci) May Violate the Maximum I2C Specification */ |
| #define ANOMALY_05000422 (1) |
| /* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */ |
| #define ANOMALY_05000426 (1) |
| /* Software System Reset Corrupts PLL_LOCKCNT Register */ |
| #define ANOMALY_05000430 (__SILICON_REVISION__ < 1) |
| /* Incorrect Use of Stack in Lockbox Firmware During Authentication */ |
| #define ANOMALY_05000431 (1) |
| /* SW Breakpoints Ignored Upon Return From Lockbox Authentication */ |
| #define ANOMALY_05000434 (1) |
| /* Certain SIC Registers are not Reset After Soft or Core Double Fault Reset */ |
| #define ANOMALY_05000435 (__SILICON_REVISION__ < 1) |
| /* PORTx_DRIVE and PORTx_HYSTERESIS Registers Read Back Incorrect Values */ |
| #define ANOMALY_05000438 (__SILICON_REVISION__ < 1) |
| /* Preboot Cannot be Used to Alter the PLL_DIV Register */ |
| #define ANOMALY_05000439 (__SILICON_REVISION__ < 1) |
| /* bfrom_SysControl() Cannot be Used to Write the PLL_DIV Register */ |
| #define ANOMALY_05000440 (__SILICON_REVISION__ < 1) |
| /* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */ |
| #define ANOMALY_05000443 (1) |
| /* Incorrect L1 Instruction Bank B Memory Map Location */ |
| #define ANOMALY_05000444 (__SILICON_REVISION__ < 1) |
| /* Incorrect Default Hysteresis Setting for RESET, NMI, and BMODE Signals */ |
| #define ANOMALY_05000452 (__SILICON_REVISION__ < 1) |
| /* PWM_TRIPB Signal Not Available on PG10 */ |
| #define ANOMALY_05000453 (__SILICON_REVISION__ < 1) |
| /* PPI_FS3 is Driven One Half Cycle Later Than PPI Data */ |
| #define ANOMALY_05000455 (__SILICON_REVISION__ < 1) |
| /* False Hardware Error when RETI Points to Invalid Memory */ |
| #define ANOMALY_05000461 (1) |
| /* Synchronization Problem at Startup May Cause SPORT Transmit Channels to Misalign */ |
| #define ANOMALY_05000462 (1) |
| /* PLL Latches Incorrect Settings During Reset */ |
| #define ANOMALY_05000469 (1) |
| /* Incorrect Default MSEL Value in PLL_CTL */ |
| #define ANOMALY_05000472 (1) |
| /* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN > 15 */ |
| #define ANOMALY_05000473 (1) |
| /* TESTSET Instruction Cannot Be Interrupted */ |
| #define ANOMALY_05000477 (1) |
| /* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */ |
| #define ANOMALY_05000481 (1) |
| /* IFLUSH sucks at life */ |
| #define ANOMALY_05000491 (1) |
| |
| /* Anomalies that don't exist on this proc */ |
| #define ANOMALY_05000099 (0) |
| #define ANOMALY_05000120 (0) |
| #define ANOMALY_05000125 (0) |
| #define ANOMALY_05000149 (0) |
| #define ANOMALY_05000158 (0) |
| #define ANOMALY_05000171 (0) |
| #define ANOMALY_05000179 (0) |
| #define ANOMALY_05000182 (0) |
| #define ANOMALY_05000183 (0) |
| #define ANOMALY_05000189 (0) |
| #define ANOMALY_05000198 (0) |
| #define ANOMALY_05000202 (0) |
| #define ANOMALY_05000215 (0) |
| #define ANOMALY_05000219 (0) |
| #define ANOMALY_05000220 (0) |
| #define ANOMALY_05000227 (0) |
| #define ANOMALY_05000230 (0) |
| #define ANOMALY_05000231 (0) |
| #define ANOMALY_05000233 (0) |
| #define ANOMALY_05000234 (0) |
| #define ANOMALY_05000242 (0) |
| #define ANOMALY_05000244 (0) |
| #define ANOMALY_05000248 (0) |
| #define ANOMALY_05000250 (0) |
| #define ANOMALY_05000257 (0) |
| #define ANOMALY_05000261 (0) |
| #define ANOMALY_05000263 (0) |
| #define ANOMALY_05000266 (0) |
| #define ANOMALY_05000273 (0) |
| #define ANOMALY_05000274 (0) |
| #define ANOMALY_05000278 (0) |
| #define ANOMALY_05000281 (0) |
| #define ANOMALY_05000283 (0) |
| #define ANOMALY_05000285 (0) |
| #define ANOMALY_05000287 (0) |
| #define ANOMALY_05000301 (0) |
| #define ANOMALY_05000305 (0) |
| #define ANOMALY_05000307 (0) |
| #define ANOMALY_05000311 (0) |
| #define ANOMALY_05000312 (0) |
| #define ANOMALY_05000315 (0) |
| #define ANOMALY_05000323 (0) |
| #define ANOMALY_05000353 (0) |
| #define ANOMALY_05000357 (0) |
| #define ANOMALY_05000362 (1) |
| #define ANOMALY_05000363 (0) |
| #define ANOMALY_05000364 (0) |
| #define ANOMALY_05000371 (0) |
| #define ANOMALY_05000380 (0) |
| #define ANOMALY_05000386 (0) |
| #define ANOMALY_05000389 (0) |
| #define ANOMALY_05000400 (0) |
| #define ANOMALY_05000402 (0) |
| #define ANOMALY_05000412 (0) |
| #define ANOMALY_05000432 (0) |
| #define ANOMALY_05000447 (0) |
| #define ANOMALY_05000448 (0) |
| #define ANOMALY_05000456 (0) |
| #define ANOMALY_05000450 (0) |
| #define ANOMALY_05000465 (0) |
| #define ANOMALY_05000467 (0) |
| #define ANOMALY_05000474 (0) |
| #define ANOMALY_05000475 (0) |
| #define ANOMALY_05000485 (0) |
| |
| #endif |
