| // SPDX-License-Identifier: BSD-3-Clause |
| /* |
| * Copyright (c) 2022, Konrad Dybcio <konrad.dybcio@somainline.org> |
| */ |
| |
| #include <dt-bindings/clock/qcom,rpmcc.h> |
| #include <dt-bindings/clock/qcom,sm6375-gcc.h> |
| #include <dt-bindings/clock/qcom,sm6375-gpucc.h> |
| #include <dt-bindings/dma/qcom-gpi.h> |
| #include <dt-bindings/firmware/qcom,scm.h> |
| #include <dt-bindings/interconnect/qcom,osm-l3.h> |
| #include <dt-bindings/interrupt-controller/arm-gic.h> |
| #include <dt-bindings/mailbox/qcom-ipcc.h> |
| #include <dt-bindings/power/qcom-rpmpd.h> |
| |
| / { |
| interrupt-parent = <&intc>; |
| |
| #address-cells = <2>; |
| #size-cells = <2>; |
| |
| chosen { }; |
| |
| clocks { |
| xo_board_clk: xo-board-clk { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| }; |
| |
| sleep_clk: sleep-clk { |
| compatible = "fixed-clock"; |
| clock-frequency = <32000>; |
| #clock-cells = <0>; |
| }; |
| }; |
| |
| cpus { |
| #address-cells = <2>; |
| #size-cells = <0>; |
| |
| CPU0: cpu@0 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x0>; |
| clocks = <&cpufreq_hw 0>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_0>; |
| qcom,freq-domain = <&cpufreq_hw 0>; |
| operating-points-v2 = <&cpu0_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD0>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_0: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| L3_0: l3-cache { |
| compatible = "cache"; |
| cache-level = <3>; |
| cache-unified; |
| }; |
| }; |
| }; |
| |
| CPU1: cpu@100 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x100>; |
| clocks = <&cpufreq_hw 0>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_100>; |
| qcom,freq-domain = <&cpufreq_hw 0>; |
| operating-points-v2 = <&cpu0_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD1>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_100: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| }; |
| }; |
| |
| CPU2: cpu@200 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x200>; |
| clocks = <&cpufreq_hw 0>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_200>; |
| qcom,freq-domain = <&cpufreq_hw 0>; |
| operating-points-v2 = <&cpu0_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD2>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_200: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| }; |
| }; |
| |
| CPU3: cpu@300 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x300>; |
| clocks = <&cpufreq_hw 0>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_300>; |
| qcom,freq-domain = <&cpufreq_hw 0>; |
| operating-points-v2 = <&cpu0_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD3>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_300: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| }; |
| }; |
| |
| CPU4: cpu@400 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x400>; |
| clocks = <&cpufreq_hw 0>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_400>; |
| qcom,freq-domain = <&cpufreq_hw 0>; |
| operating-points-v2 = <&cpu0_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD4>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_400: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| }; |
| }; |
| |
| CPU5: cpu@500 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x500>; |
| clocks = <&cpufreq_hw 0>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_500>; |
| qcom,freq-domain = <&cpufreq_hw 0>; |
| operating-points-v2 = <&cpu0_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD5>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_500: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| }; |
| }; |
| |
| CPU6: cpu@600 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x600>; |
| clocks = <&cpufreq_hw 1>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_600>; |
| qcom,freq-domain = <&cpufreq_hw 1>; |
| operating-points-v2 = <&cpu6_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD6>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_600: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| }; |
| }; |
| |
| CPU7: cpu@700 { |
| device_type = "cpu"; |
| compatible = "qcom,kryo660"; |
| reg = <0x0 0x700>; |
| clocks = <&cpufreq_hw 1>; |
| enable-method = "psci"; |
| next-level-cache = <&L2_700>; |
| qcom,freq-domain = <&cpufreq_hw 1>; |
| operating-points-v2 = <&cpu6_opp_table>; |
| interconnects = <&cpucp_l3 MASTER_EPSS_L3_APPS &cpucp_l3 SLAVE_EPSS_L3_SHARED>; |
| power-domains = <&CPU_PD7>; |
| power-domain-names = "psci"; |
| #cooling-cells = <2>; |
| L2_700: l2-cache { |
| compatible = "cache"; |
| cache-level = <2>; |
| cache-unified; |
| next-level-cache = <&L3_0>; |
| }; |
| }; |
| |
| cpu-map { |
| cluster0 { |
| core0 { |
| cpu = <&CPU0>; |
| }; |
| |
| core1 { |
| cpu = <&CPU1>; |
| }; |
| |
| core2 { |
| cpu = <&CPU2>; |
| }; |
| |
| core3 { |
| cpu = <&CPU3>; |
| }; |
| |
| core4 { |
| cpu = <&CPU4>; |
| }; |
| |
| core5 { |
| cpu = <&CPU5>; |
| }; |
| |
| core6 { |
| cpu = <&CPU6>; |
| }; |
| |
| core7 { |
| cpu = <&CPU7>; |
| }; |
| }; |
| }; |
| |
| idle-states { |
| entry-method = "psci"; |
| |
| LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 { |
| compatible = "arm,idle-state"; |
| idle-state-name = "silver-power-collapse"; |
| arm,psci-suspend-param = <0x40000003>; |
| entry-latency-us = <549>; |
| exit-latency-us = <901>; |
| min-residency-us = <1774>; |
| local-timer-stop; |
| }; |
| |
| LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 { |
| compatible = "arm,idle-state"; |
| idle-state-name = "silver-rail-power-collapse"; |
| arm,psci-suspend-param = <0x40000004>; |
| entry-latency-us = <702>; |
| exit-latency-us = <915>; |
| min-residency-us = <4001>; |
| local-timer-stop; |
| }; |
| |
| BIG_CPU_SLEEP_0: cpu-sleep-1-0 { |
| compatible = "arm,idle-state"; |
| idle-state-name = "gold-power-collapse"; |
| arm,psci-suspend-param = <0x40000003>; |
| entry-latency-us = <523>; |
| exit-latency-us = <1244>; |
| min-residency-us = <2207>; |
| local-timer-stop; |
| }; |
| |
| BIG_CPU_SLEEP_1: cpu-sleep-1-1 { |
| compatible = "arm,idle-state"; |
| idle-state-name = "gold-rail-power-collapse"; |
| arm,psci-suspend-param = <0x40000004>; |
| entry-latency-us = <526>; |
| exit-latency-us = <1854>; |
| min-residency-us = <5555>; |
| local-timer-stop; |
| }; |
| }; |
| |
| domain-idle-states { |
| CLUSTER_SLEEP_0: cluster-sleep-0 { |
| compatible = "domain-idle-state"; |
| arm,psci-suspend-param = <0x41000044>; |
| entry-latency-us = <2752>; |
| exit-latency-us = <3048>; |
| min-residency-us = <6118>; |
| }; |
| }; |
| }; |
| |
| firmware { |
| scm { |
| compatible = "qcom,scm-sm6375", "qcom,scm"; |
| clocks = <&rpmcc RPM_SMD_CE1_CLK>; |
| clock-names = "core"; |
| #reset-cells = <1>; |
| }; |
| }; |
| |
| mpm: interrupt-controller { |
| compatible = "qcom,mpm"; |
| qcom,rpm-msg-ram = <&apss_mpm>; |
| interrupts = <GIC_SPI 197 IRQ_TYPE_EDGE_RISING>; |
| mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_SMP2P>; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| #power-domain-cells = <0>; |
| interrupt-parent = <&intc>; |
| qcom,mpm-pin-count = <96>; |
| qcom,mpm-pin-map = <5 296>, /* Soundwire wake_irq */ |
| <12 422>, /* DWC3 ss_phy_irq */ |
| <86 183>, /* MPM wake, SPMI */ |
| <89 314>, /* TSENS0 0C */ |
| <90 315>, /* TSENS1 0C */ |
| <93 164>, /* DWC3 dm_hs_phy_irq */ |
| <94 165>; /* DWC3 dp_hs_phy_irq */ |
| }; |
| |
| memory@80000000 { |
| device_type = "memory"; |
| /* We expect the bootloader to fill in the size */ |
| reg = <0x0 0x80000000 0x0 0x0>; |
| }; |
| |
| cpu0_opp_table: opp-table-cpu0 { |
| compatible = "operating-points-v2"; |
| opp-shared; |
| |
| opp-300000000 { |
| opp-hz = /bits/ 64 <300000000>; |
| opp-peak-kBps = <(300000 * 32)>; |
| }; |
| |
| opp-576000000 { |
| opp-hz = /bits/ 64 <576000000>; |
| opp-peak-kBps = <(556800 * 32)>; |
| }; |
| |
| opp-691200000 { |
| opp-hz = /bits/ 64 <691200000>; |
| opp-peak-kBps = <(652800 * 32)>; |
| }; |
| |
| opp-940800000 { |
| opp-hz = /bits/ 64 <940800000>; |
| opp-peak-kBps = <(921600 * 32)>; |
| }; |
| |
| opp-1113600000 { |
| opp-hz = /bits/ 64 <1113600000>; |
| opp-peak-kBps = <(921600 * 32)>; |
| }; |
| |
| opp-1324800000 { |
| opp-hz = /bits/ 64 <1324800000>; |
| opp-peak-kBps = <(1171200 * 32)>; |
| }; |
| |
| opp-1516800000 { |
| opp-hz = /bits/ 64 <1516800000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-1651200000 { |
| opp-hz = /bits/ 64 <1651200000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-1708800000 { |
| opp-hz = /bits/ 64 <1708800000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-1804800000 { |
| opp-hz = /bits/ 64 <1804800000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| }; |
| |
| cpu6_opp_table: opp-table-cpu6 { |
| compatible = "operating-points-v2"; |
| opp-shared; |
| |
| opp-691200000 { |
| opp-hz = /bits/ 64 <691200000>; |
| opp-peak-kBps = <(556800 * 32)>; |
| }; |
| |
| opp-940800000 { |
| opp-hz = /bits/ 64 <940800000>; |
| opp-peak-kBps = <(921600 * 32)>; |
| }; |
| |
| opp-1228800000 { |
| opp-hz = /bits/ 64 <1228800000>; |
| opp-peak-kBps = <(1171200 * 32)>; |
| }; |
| |
| opp-1401600000 { |
| opp-hz = /bits/ 64 <1401600000>; |
| opp-peak-kBps = <(1382400 * 32)>; |
| }; |
| |
| opp-1516800000 { |
| opp-hz = /bits/ 64 <1516800000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-1651200000 { |
| opp-hz = /bits/ 64 <1651200000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-1804800000 { |
| opp-hz = /bits/ 64 <1804800000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-1900800000 { |
| opp-hz = /bits/ 64 <1900800000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-2054400000 { |
| opp-hz = /bits/ 64 <2054400000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| |
| opp-2208000000 { |
| opp-hz = /bits/ 64 <2208000000>; |
| opp-peak-kBps = <(1497600 * 32)>; |
| }; |
| }; |
| |
| pmu { |
| compatible = "arm,armv8-pmuv3"; |
| interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>; |
| }; |
| |
| psci { |
| compatible = "arm,psci-1.0"; |
| method = "smc"; |
| |
| CPU_PD0: power-domain-cpu0 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>; |
| }; |
| |
| CPU_PD1: power-domain-cpu1 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>; |
| }; |
| |
| CPU_PD2: power-domain-cpu2 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>; |
| }; |
| |
| CPU_PD3: power-domain-cpu3 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>; |
| }; |
| |
| CPU_PD4: power-domain-cpu4 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>; |
| }; |
| |
| CPU_PD5: power-domain-cpu5 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>; |
| }; |
| |
| CPU_PD6: power-domain-cpu6 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>; |
| }; |
| |
| CPU_PD7: power-domain-cpu7 { |
| #power-domain-cells = <0>; |
| power-domains = <&CLUSTER_PD>; |
| domain-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>; |
| }; |
| |
| CLUSTER_PD: power-domain-cpu-cluster0 { |
| #power-domain-cells = <0>; |
| power-domains = <&mpm>; |
| domain-idle-states = <&CLUSTER_SLEEP_0>; |
| }; |
| }; |
| |
| qup_opp_table: opp-table-qup { |
| compatible = "operating-points-v2"; |
| |
| opp-75000000 { |
| opp-hz = /bits/ 64 <75000000>; |
| required-opps = <&rpmpd_opp_low_svs>; |
| }; |
| |
| opp-100000000 { |
| opp-hz = /bits/ 64 <100000000>; |
| required-opps = <&rpmpd_opp_svs>; |
| }; |
| |
| opp-128000000 { |
| opp-hz = /bits/ 64 <128000000>; |
| required-opps = <&rpmpd_opp_nom>; |
| }; |
| }; |
| |
| reserved_memory: reserved-memory { |
| #address-cells = <2>; |
| #size-cells = <2>; |
| ranges; |
| |
| hyp_mem: hypervisor@80000000 { |
| reg = <0 0x80000000 0 0x600000>; |
| no-map; |
| }; |
| |
| xbl_aop_mem: xbl-aop@80700000 { |
| reg = <0 0x80700000 0 0x100000>; |
| no-map; |
| }; |
| |
| reserved_xbl_uefi: xbl-uefi-res@80880000 { |
| reg = <0 0x80880000 0 0x14000>; |
| no-map; |
| }; |
| |
| smem_mem: smem@80900000 { |
| compatible = "qcom,smem"; |
| reg = <0 0x80900000 0 0x200000>; |
| hwlocks = <&tcsr_mutex 3>; |
| no-map; |
| }; |
| |
| fw_mem: fw@80b00000 { |
| reg = <0 0x80b00000 0 0x100000>; |
| no-map; |
| }; |
| |
| cdsp_secure_heap_mem: cdsp-sec-heap@80c00000 { |
| reg = <0 0x80c00000 0 0x1e00000>; |
| no-map; |
| }; |
| |
| dfps_data_mem: dpfs-data@85e00000 { |
| reg = <0 0x85e00000 0 0x100000>; |
| no-map; |
| }; |
| |
| pil_wlan_mem: pil-wlan@86500000 { |
| reg = <0 0x86500000 0 0x200000>; |
| no-map; |
| }; |
| |
| pil_adsp_mem: pil-adsp@86700000 { |
| reg = <0 0x86700000 0 0x2000000>; |
| no-map; |
| }; |
| |
| pil_cdsp_mem: pil-cdsp@88700000 { |
| reg = <0 0x88700000 0 0x1e00000>; |
| no-map; |
| }; |
| |
| pil_video_mem: pil-video@8a500000 { |
| reg = <0 0x8a500000 0 0x500000>; |
| no-map; |
| }; |
| |
| pil_ipa_fw_mem: pil-ipa-fw@8aa00000 { |
| reg = <0 0x8aa00000 0 0x10000>; |
| no-map; |
| }; |
| |
| pil_ipa_gsi_mem: pil-ipa-gsi@8aa10000 { |
| reg = <0 0x8aa10000 0 0xa000>; |
| no-map; |
| }; |
| |
| pil_gpu_micro_code_mem: pil-gpu-ucode@8aa1a000 { |
| reg = <0 0x8aa1a000 0 0x2000>; |
| no-map; |
| }; |
| |
| pil_mpss_wlan_mem: pil-mpss-wlan@8b800000 { |
| reg = <0 0x8b800000 0 0x10000000>; |
| no-map; |
| }; |
| |
| removed_mem: removed@c0000000 { |
| reg = <0 0xc0000000 0 0x5100000>; |
| no-map; |
| }; |
| |
| rmtfs_mem: rmtfs@f3900000 { |
| compatible = "qcom,rmtfs-mem"; |
| reg = <0 0xf3900000 0 0x280000>; |
| no-map; |
| |
| qcom,client-id = <1>; |
| qcom,vmid = <QCOM_SCM_VMID_MSS_MSA QCOM_SCM_VMID_NAV>; |
| }; |
| |
| debug_mem: debug@ffb00000 { |
| reg = <0 0xffb00000 0 0xc0000>; |
| no-map; |
| }; |
| |
| last_log_mem: lastlog@ffbc0000 { |
| reg = <0 0xffbc0000 0 0x80000>; |
| no-map; |
| }; |
| |
| cmdline_region: cmdline@ffd00000 { |
| reg = <0 0xffd00000 0 0x1000>; |
| no-map; |
| }; |
| }; |
| |
| rpm: remoteproc { |
| compatible = "qcom,sm6375-rpm-proc", "qcom,rpm-proc"; |
| |
| glink-edge { |
| compatible = "qcom,glink-rpm"; |
| interrupts-extended = <&ipcc IPCC_CLIENT_AOP |
| IPCC_MPROC_SIGNAL_GLINK_QMP |
| IRQ_TYPE_EDGE_RISING>; |
| qcom,rpm-msg-ram = <&rpm_msg_ram>; |
| mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>; |
| |
| rpm_requests: rpm-requests { |
| compatible = "qcom,rpm-sm6375"; |
| qcom,glink-channels = "rpm_requests"; |
| |
| rpmcc: clock-controller { |
| compatible = "qcom,rpmcc-sm6375", "qcom,rpmcc"; |
| clocks = <&xo_board_clk>; |
| clock-names = "xo"; |
| #clock-cells = <1>; |
| }; |
| |
| rpmpd: power-controller { |
| compatible = "qcom,sm6375-rpmpd"; |
| #power-domain-cells = <1>; |
| operating-points-v2 = <&rpmpd_opp_table>; |
| |
| rpmpd_opp_table: opp-table { |
| compatible = "operating-points-v2"; |
| |
| rpmpd_opp_ret: opp1 { |
| opp-level = <RPM_SMD_LEVEL_RETENTION>; |
| }; |
| |
| rpmpd_opp_min_svs: opp2 { |
| opp-level = <RPM_SMD_LEVEL_MIN_SVS>; |
| }; |
| |
| rpmpd_opp_low_svs: opp3 { |
| opp-level = <RPM_SMD_LEVEL_LOW_SVS>; |
| }; |
| |
| rpmpd_opp_svs: opp4 { |
| opp-level = <RPM_SMD_LEVEL_SVS>; |
| }; |
| |
| rpmpd_opp_svs_plus: opp5 { |
| opp-level = <RPM_SMD_LEVEL_SVS_PLUS>; |
| }; |
| |
| rpmpd_opp_nom: opp6 { |
| opp-level = <RPM_SMD_LEVEL_NOM>; |
| }; |
| |
| rpmpd_opp_nom_plus: opp7 { |
| opp-level = <RPM_SMD_LEVEL_NOM_PLUS>; |
| }; |
| |
| rpmpd_opp_turbo: opp8 { |
| opp-level = <RPM_SMD_LEVEL_TURBO>; |
| }; |
| |
| rpmpd_opp_turbo_no_cpr: opp9 { |
| opp-level = <RPM_SMD_LEVEL_TURBO_NO_CPR>; |
| }; |
| }; |
| }; |
| }; |
| }; |
| }; |
| |
| smp2p-adsp { |
| compatible = "qcom,smp2p"; |
| qcom,smem = <443>, <429>; |
| interrupts-extended = <&ipcc IPCC_CLIENT_LPASS |
| IPCC_MPROC_SIGNAL_SMP2P |
| IRQ_TYPE_EDGE_RISING>; |
| mboxes = <&ipcc IPCC_CLIENT_LPASS |
| IPCC_MPROC_SIGNAL_SMP2P>; |
| |
| qcom,local-pid = <0>; |
| qcom,remote-pid = <2>; |
| |
| smp2p_adsp_out: master-kernel { |
| qcom,entry-name = "master-kernel"; |
| #qcom,smem-state-cells = <1>; |
| }; |
| |
| smp2p_adsp_in: slave-kernel { |
| qcom,entry-name = "slave-kernel"; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| }; |
| |
| smp2p-cdsp { |
| compatible = "qcom,smp2p"; |
| qcom,smem = <94>, <432>; |
| interrupts-extended = <&ipcc IPCC_CLIENT_CDSP |
| IPCC_MPROC_SIGNAL_SMP2P |
| IRQ_TYPE_EDGE_RISING>; |
| mboxes = <&ipcc IPCC_CLIENT_CDSP |
| IPCC_MPROC_SIGNAL_SMP2P>; |
| |
| qcom,local-pid = <0>; |
| qcom,remote-pid = <5>; |
| |
| smp2p_cdsp_out: master-kernel { |
| qcom,entry-name = "master-kernel"; |
| #qcom,smem-state-cells = <1>; |
| }; |
| |
| smp2p_cdsp_in: slave-kernel { |
| qcom,entry-name = "slave-kernel"; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| }; |
| |
| smp2p-modem { |
| compatible = "qcom,smp2p"; |
| qcom,smem = <435>, <428>; |
| interrupts-extended = <&ipcc IPCC_CLIENT_MPSS |
| IPCC_MPROC_SIGNAL_SMP2P |
| IRQ_TYPE_EDGE_RISING>; |
| mboxes = <&ipcc IPCC_CLIENT_MPSS |
| IPCC_MPROC_SIGNAL_SMP2P>; |
| |
| qcom,local-pid = <0>; |
| qcom,remote-pid = <1>; |
| |
| smp2p_modem_out: master-kernel { |
| qcom,entry-name = "master-kernel"; |
| #qcom,smem-state-cells = <1>; |
| }; |
| |
| smp2p_modem_in: slave-kernel { |
| qcom,entry-name = "slave-kernel"; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| |
| ipa_smp2p_out: ipa-ap-to-modem { |
| qcom,entry-name = "ipa"; |
| #qcom,smem-state-cells = <1>; |
| }; |
| |
| ipa_smp2p_in: ipa-modem-to-ap { |
| qcom,entry-name = "ipa"; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| |
| wlan_smp2p_in: wlan-wpss-to-ap { |
| qcom,entry-name = "wlan"; |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| }; |
| |
| soc: soc@0 { |
| #address-cells = <2>; |
| #size-cells = <2>; |
| ranges = <0 0 0 0 0x10 0>; |
| dma-ranges = <0 0 0 0 0x10 0>; |
| compatible = "simple-bus"; |
| |
| ipcc: mailbox@208000 { |
| compatible = "qcom,sm6375-ipcc", "qcom,ipcc"; |
| reg = <0 0x00208000 0 0x1000>; |
| interrupts = <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-controller; |
| #interrupt-cells = <3>; |
| #mbox-cells = <2>; |
| }; |
| |
| tcsr_mutex: hwlock@340000 { |
| compatible = "qcom,tcsr-mutex"; |
| reg = <0x0 0x00340000 0x0 0x40000>; |
| #hwlock-cells = <1>; |
| }; |
| |
| tlmm: pinctrl@500000 { |
| compatible = "qcom,sm6375-tlmm"; |
| reg = <0 0x00500000 0 0x800000>; |
| interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>; |
| gpio-ranges = <&tlmm 0 0 157>; |
| wakeup-parent = <&mpm>; |
| interrupt-controller; |
| gpio-controller; |
| #interrupt-cells = <2>; |
| #gpio-cells = <2>; |
| |
| sdc2_off_state: sdc2-off-state { |
| clk-pins { |
| pins = "sdc2_clk"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| cmd-pins { |
| pins = "sdc2_cmd"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| data-pins { |
| pins = "sdc2_data"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| }; |
| |
| sdc2_on_state: sdc2-on-state { |
| clk-pins { |
| pins = "sdc2_clk"; |
| drive-strength = <16>; |
| bias-disable; |
| }; |
| |
| cmd-pins { |
| pins = "sdc2_cmd"; |
| drive-strength = <10>; |
| bias-pull-up; |
| }; |
| |
| data-pins { |
| pins = "sdc2_data"; |
| drive-strength = <10>; |
| bias-pull-up; |
| }; |
| }; |
| |
| qup_i2c0_default: qup-i2c0-default-state { |
| pins = "gpio0", "gpio1"; |
| function = "qup00"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c1_default: qup-i2c1-default-state { |
| pins = "gpio61", "gpio62"; |
| function = "qup01"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c2_default: qup-i2c2-default-state { |
| pins = "gpio45", "gpio46"; |
| function = "qup02"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c8_default: qup-i2c8-default-state { |
| pins = "gpio19", "gpio20"; |
| /* TLMM, GCC and vendor DT all have different indices.. */ |
| function = "qup12"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_i2c10_default: qup-i2c10-default-state { |
| pins = "gpio4", "gpio5"; |
| function = "qup10"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| |
| qup_spi0_default: qup-spi0-default-state { |
| pins = "gpio0", "gpio1", "gpio2", "gpio3"; |
| function = "qup00"; |
| drive-strength = <6>; |
| bias-disable; |
| }; |
| |
| qup_uart1_default: qup-uart1-default-state { |
| cts-pins { |
| pins = "gpio61"; |
| function = "qup01"; |
| drive-strength = <2>; |
| bias-pull-down; |
| }; |
| |
| rts-pins { |
| pins = "gpio62"; |
| function = "qup01"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| tx-pins { |
| pins = "gpio63"; |
| function = "qup01"; |
| drive-strength = <2>; |
| bias-disable; |
| }; |
| |
| rx-pins { |
| pins = "gpio64"; |
| function = "qup01"; |
| drive-strength = <2>; |
| bias-pull-up; |
| }; |
| }; |
| }; |
| |
| gcc: clock-controller@1400000 { |
| compatible = "qcom,sm6375-gcc"; |
| reg = <0 0x01400000 0 0x1f0000>; |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, |
| <&rpmcc RPM_SMD_XO_A_CLK_SRC>, |
| <&sleep_clk>; |
| #power-domain-cells = <1>; |
| #clock-cells = <1>; |
| #reset-cells = <1>; |
| }; |
| |
| usb_1_hsphy: phy@162b000 { |
| compatible = "qcom,sm6375-usb-hs-phy", "qcom,usb-snps-hs-7nm-phy"; |
| reg = <0 0x0162b000 0 0x400>; |
| |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "ref"; |
| resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>; |
| #phy-cells = <0>; |
| |
| status = "disabled"; |
| }; |
| |
| spmi_bus: spmi@1c40000 { |
| compatible = "qcom,spmi-pmic-arb"; |
| reg = <0 0x01c40000 0 0x1100>, |
| <0 0x01e00000 0 0x2000000>, |
| <0 0x03e00000 0 0x100000>, |
| <0 0x03f00000 0 0xa0000>, |
| <0 0x01c0a000 0 0x26000>; |
| reg-names = "core", "chnls", "obsrvr", "intr", "cnfg"; |
| interrupt-names = "periph_irq"; |
| interrupts-extended = <&mpm 86 IRQ_TYPE_LEVEL_HIGH>; |
| qcom,ee = <0>; |
| qcom,channel = <0>; |
| #address-cells = <2>; |
| #size-cells = <0>; |
| interrupt-controller; |
| #interrupt-cells = <4>; |
| }; |
| |
| tsens0: thermal-sensor@4411000 { |
| compatible = "qcom,sm6375-tsens", "qcom,tsens-v2"; |
| reg = <0 0x04411000 0 0x140>, /* TM */ |
| <0 0x04410000 0 0x20>; /* SROT */ |
| interrupts = <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "uplow", "critical"; |
| #thermal-sensor-cells = <1>; |
| #qcom,sensors = <15>; |
| }; |
| |
| tsens1: thermal-sensor@4413000 { |
| compatible = "qcom,sm6375-tsens", "qcom,tsens-v2"; |
| reg = <0 0x04413000 0 0x140>, /* TM */ |
| <0 0x04412000 0 0x20>; /* SROT */ |
| interrupts = <GIC_SPI 293 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "uplow", "critical"; |
| #thermal-sensor-cells = <1>; |
| #qcom,sensors = <11>; |
| }; |
| |
| rpm_msg_ram: sram@45f0000 { |
| compatible = "qcom,rpm-msg-ram", "mmio-sram"; |
| reg = <0 0x045f0000 0 0x7000>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges = <0 0x0 0x045f0000 0x7000>; |
| |
| apss_mpm: sram@1b8 { |
| reg = <0x1b8 0x48>; |
| }; |
| }; |
| |
| sram@4690000 { |
| compatible = "qcom,rpm-stats"; |
| reg = <0 0x04690000 0 0x400>; |
| }; |
| |
| sdhc_2: mmc@4784000 { |
| compatible = "qcom,sm6375-sdhci", "qcom,sdhci-msm-v5"; |
| reg = <0 0x04784000 0 0x1000>; |
| |
| interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "hc_irq", "pwr_irq"; |
| |
| clocks = <&gcc GCC_SDCC2_AHB_CLK>, |
| <&gcc GCC_SDCC2_APPS_CLK>, |
| <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "iface", "core", "xo"; |
| resets = <&gcc GCC_SDCC2_BCR>; |
| iommus = <&apps_smmu 0x40 0x0>; |
| |
| pinctrl-0 = <&sdc2_on_state>; |
| pinctrl-1 = <&sdc2_off_state>; |
| pinctrl-names = "default", "sleep"; |
| |
| qcom,dll-config = <0x0007642c>; |
| qcom,ddr-config = <0x80040868>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&sdhc2_opp_table>; |
| bus-width = <4>; |
| |
| status = "disabled"; |
| |
| sdhc2_opp_table: opp-table { |
| compatible = "operating-points-v2"; |
| |
| opp-100000000 { |
| opp-hz = /bits/ 64 <100000000>; |
| required-opps = <&rpmpd_opp_low_svs>; |
| }; |
| |
| opp-202000000 { |
| opp-hz = /bits/ 64 <202000000>; |
| required-opps = <&rpmpd_opp_svs_plus>; |
| }; |
| }; |
| }; |
| |
| gpi_dma0: dma-controller@4a00000 { |
| compatible = "qcom,sm6375-gpi-dma", "qcom,sm6350-gpi-dma"; |
| reg = <0 0x04a00000 0 0x60000>; |
| interrupts = <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>; |
| dma-channels = <10>; |
| dma-channel-mask = <0x1f>; |
| iommus = <&apps_smmu 0x16 0x0>; |
| #dma-cells = <3>; |
| status = "disabled"; |
| }; |
| |
| qupv3_id_0: geniqup@4ac0000 { |
| compatible = "qcom,geni-se-qup"; |
| reg = <0x0 0x04ac0000 0x0 0x2000>; |
| clock-names = "m-ahb", "s-ahb"; |
| clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, |
| <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; |
| iommus = <&apps_smmu 0x3 0x0>; |
| #address-cells = <2>; |
| #size-cells = <2>; |
| ranges; |
| status = "disabled"; |
| |
| i2c0: i2c@4a80000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04a80000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; |
| interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&qup_i2c0_default>; |
| dmas = <&gpi_dma0 0 0 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 0 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi0: spi@4a80000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04a80000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; |
| interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&qup_spi0_default>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma0 0 0 QCOM_GPI_SPI>, |
| <&gpi_dma0 1 0 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c1: i2c@4a84000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04a84000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; |
| interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&qup_i2c1_default>; |
| dmas = <&gpi_dma0 0 1 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 1 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi1: spi@4a84000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04a84000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; |
| interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma0 0 1 QCOM_GPI_SPI>, |
| <&gpi_dma0 1 1 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| uart1: serial@4a84000 { |
| compatible = "qcom,geni-uart"; |
| reg = <0x0 0x04a84000 0x0 0x4000>; |
| interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; |
| clock-names = "se"; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| pinctrl-0 = <&qup_uart1_default>; |
| pinctrl-names = "default"; |
| status = "disabled"; |
| }; |
| |
| i2c2: i2c@4a88000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04a88000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>; |
| interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&qup_i2c2_default>; |
| dmas = <&gpi_dma0 0 2 QCOM_GPI_I2C>, |
| <&gpi_dma0 1 2 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi2: spi@4a88000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04a88000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>; |
| interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma0 0 2 QCOM_GPI_SPI>, |
| <&gpi_dma0 1 2 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| /* |
| * As per GCC, QUP3/4/5/11 also exist, but are not even defined downstream. |
| * There is a comment in the included DTSI of another SoC saying that they |
| * are not "bolled out" (probably meaning not routed to solder balls) |
| * TLMM driver however, suggests there are as many as 15 QUPs in total! |
| * Most of which don't even have pin configurations for.. Sad stuff! |
| */ |
| }; |
| |
| gpi_dma1: dma-controller@4c00000 { |
| compatible = "qcom,sm6375-gpi-dma", "qcom,sm6350-gpi-dma"; |
| reg = <0 0x04c00000 0 0x60000>; |
| interrupts = <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>; |
| dma-channels = <10>; |
| dma-channel-mask = <0x1f>; |
| iommus = <&apps_smmu 0xd6 0x0>; |
| #dma-cells = <3>; |
| status = "disabled"; |
| }; |
| |
| qupv3_id_1: geniqup@4cc0000 { |
| compatible = "qcom,geni-se-qup"; |
| reg = <0x0 0x04cc0000 0x0 0x2000>; |
| clock-names = "m-ahb", "s-ahb"; |
| clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>, |
| <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>; |
| iommus = <&apps_smmu 0xc3 0x0>; |
| #address-cells = <2>; |
| #size-cells = <2>; |
| ranges; |
| status = "disabled"; |
| |
| i2c6: i2c@4c80000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04c80000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; |
| interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>; |
| dmas = <&gpi_dma1 0 0 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 0 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi6: spi@4c80000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04c80000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; |
| interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma1 0 0 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 0 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c7: i2c@4c84000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04c84000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>; |
| interrupts = <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>; |
| dmas = <&gpi_dma1 0 1 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 1 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi7: spi@4c84000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04c84000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>; |
| interrupts = <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma1 0 1 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 1 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c8: i2c@4c88000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04c88000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>; |
| interrupts = <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&qup_i2c8_default>; |
| dmas = <&gpi_dma1 0 2 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 2 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi8: spi@4c88000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04c88000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>; |
| interrupts = <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma1 0 2 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 2 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c9: i2c@4c8c000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04c8c000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>; |
| interrupts = <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH>; |
| dmas = <&gpi_dma1 0 3 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 3 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi9: spi@4c8c000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04c8c000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>; |
| interrupts = <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma1 0 3 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 3 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| i2c10: i2c@4c90000 { |
| compatible = "qcom,geni-i2c"; |
| reg = <0x0 0x04c90000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; |
| interrupts = <GIC_SPI 511 IRQ_TYPE_LEVEL_HIGH>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&qup_i2c10_default>; |
| dmas = <&gpi_dma1 0 4 QCOM_GPI_I2C>, |
| <&gpi_dma1 1 4 QCOM_GPI_I2C>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| spi10: spi@4c90000 { |
| compatible = "qcom,geni-spi"; |
| reg = <0x0 0x04c90000 0x0 0x4000>; |
| clock-names = "se"; |
| clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; |
| interrupts = <GIC_SPI 511 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| operating-points-v2 = <&qup_opp_table>; |
| dmas = <&gpi_dma1 0 4 QCOM_GPI_SPI>, |
| <&gpi_dma1 1 4 QCOM_GPI_SPI>; |
| dma-names = "tx", "rx"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| }; |
| |
| usb_1: usb@4ef8800 { |
| compatible = "qcom,sm6375-dwc3", "qcom,dwc3"; |
| reg = <0 0x04ef8800 0 0x400>; |
| |
| clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, |
| <&gcc GCC_USB30_PRIM_MASTER_CLK>, |
| <&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>, |
| <&gcc GCC_USB30_PRIM_SLEEP_CLK>, |
| <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, |
| <&gcc GCC_USB3_PRIM_CLKREF_CLK>; |
| clock-names = "cfg_noc", |
| "core", |
| "iface", |
| "sleep", |
| "mock_utmi", |
| "xo"; |
| |
| assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, |
| <&gcc GCC_USB30_PRIM_MASTER_CLK>; |
| assigned-clock-rates = <19200000>, <133333333>; |
| |
| interrupts-extended = <&intc GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>, |
| <&intc GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>, |
| <&mpm 94 IRQ_TYPE_EDGE_BOTH>, |
| <&mpm 93 IRQ_TYPE_EDGE_BOTH>, |
| <&mpm 12 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "pwr_event", |
| "hs_phy_irq", |
| "dp_hs_phy_irq", |
| "dm_hs_phy_irq", |
| "ss_phy_irq"; |
| |
| power-domains = <&gcc USB30_PRIM_GDSC>; |
| |
| resets = <&gcc GCC_USB30_PRIM_BCR>; |
| |
| /* |
| * This property is there to allow USB2 to work, as |
| * USB3 is not implemented yet - (re)move it when |
| * proper support is in place. |
| */ |
| qcom,select-utmi-as-pipe-clk; |
| |
| #address-cells = <2>; |
| #size-cells = <2>; |
| ranges; |
| |
| status = "disabled"; |
| |
| usb_1_dwc3: usb@4e00000 { |
| compatible = "snps,dwc3"; |
| reg = <0 0x04e00000 0 0xcd00>; |
| interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>; |
| maximum-speed = "high-speed"; |
| phys = <&usb_1_hsphy>; |
| phy-names = "usb2-phy"; |
| iommus = <&apps_smmu 0xe0 0x0>; |
| |
| /* Yes, this impl *does* have an unfunny number of quirks.. */ |
| snps,hird-threshold = /bits/ 8 <0x10>; |
| snps,usb2-gadget-lpm-disable; |
| snps,dis_u2_susphy_quirk; |
| snps,is-utmi-l1-suspend; |
| snps,dis-u1-entry-quirk; |
| snps,dis-u2-entry-quirk; |
| snps,usb3_lpm_capable; |
| snps,has-lpm-erratum; |
| tx-fifo-resize; |
| }; |
| }; |
| |
| adreno_smmu: iommu@5940000 { |
| compatible = "qcom,sm6375-smmu-v2", "qcom,smmu-v2"; |
| reg = <0 0x05940000 0 0x10000>; |
| #iommu-cells = <1>; |
| #global-interrupts = <2>; |
| interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>; |
| |
| clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>; |
| clock-names = "bus"; |
| |
| power-domains = <&gpucc GPU_CX_GDSC>; |
| }; |
| |
| gpucc: clock-controller@5990000 { |
| compatible = "qcom,sm6375-gpucc"; |
| reg = <0 0x05990000 0 0x9000>; |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, |
| <&gcc GCC_GPU_GPLL0_CLK_SRC>, |
| <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>, |
| <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>; |
| power-domains = <&rpmpd SM6375_VDDGX>; |
| required-opps = <&rpmpd_opp_low_svs>; |
| #clock-cells = <1>; |
| #reset-cells = <1>; |
| #power-domain-cells = <1>; |
| }; |
| |
| remoteproc_mss: remoteproc@6000000 { |
| compatible = "qcom,sm6375-mpss-pas"; |
| reg = <0 0x06000000 0 0x4040>; |
| |
| interrupts-extended = <&intc GIC_SPI 307 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_modem_in 0 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_modem_in 1 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_modem_in 2 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_modem_in 3 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_modem_in 7 IRQ_TYPE_EDGE_RISING>; |
| interrupt-names = "wdog", |
| "fatal", |
| "ready", |
| "handover", |
| "stop-ack", |
| "shutdown-ack"; |
| |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "xo"; |
| |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| power-domain-names = "cx"; |
| |
| memory-region = <&pil_mpss_wlan_mem>; |
| |
| qcom,smem-states = <&smp2p_modem_out 0>; |
| qcom,smem-state-names = "stop"; |
| |
| status = "disabled"; |
| |
| glink-edge { |
| interrupts-extended = <&ipcc IPCC_CLIENT_MPSS |
| IPCC_MPROC_SIGNAL_GLINK_QMP |
| IRQ_TYPE_EDGE_RISING>; |
| mboxes = <&ipcc IPCC_CLIENT_MPSS |
| IPCC_MPROC_SIGNAL_GLINK_QMP>; |
| label = "modem"; |
| qcom,remote-pid = <1>; |
| }; |
| }; |
| |
| remoteproc_adsp: remoteproc@a400000 { |
| compatible = "qcom,sm6375-adsp-pas"; |
| reg = <0 0x0a400000 0 0x100>; |
| |
| interrupts-extended = <&intc GIC_SPI 282 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>; |
| interrupt-names = "wdog", "fatal", "ready", |
| "handover", "stop-ack"; |
| |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "xo"; |
| |
| power-domains = <&rpmpd SM6375_VDD_LPI_CX>, |
| <&rpmpd SM6375_VDD_LPI_MX>; |
| power-domain-names = "lcx", "lmx"; |
| |
| memory-region = <&pil_adsp_mem>; |
| |
| qcom,smem-states = <&smp2p_adsp_out 0>; |
| qcom,smem-state-names = "stop"; |
| |
| status = "disabled"; |
| |
| glink-edge { |
| interrupts-extended = <&ipcc IPCC_CLIENT_LPASS |
| IPCC_MPROC_SIGNAL_GLINK_QMP |
| IRQ_TYPE_EDGE_RISING>; |
| mboxes = <&ipcc IPCC_CLIENT_LPASS |
| IPCC_MPROC_SIGNAL_GLINK_QMP>; |
| |
| label = "lpass"; |
| qcom,remote-pid = <2>; |
| }; |
| }; |
| |
| remoteproc_cdsp: remoteproc@b000000 { |
| compatible = "qcom,sm6375-cdsp-pas"; |
| reg = <0x0 0x0b000000 0x0 0x100000>; |
| |
| interrupts-extended = <&intc GIC_SPI 265 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>, |
| <&smp2p_cdsp_in 3 IRQ_TYPE_EDGE_RISING>; |
| interrupt-names = "wdog", "fatal", "ready", |
| "handover", "stop-ack"; |
| |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>; |
| clock-names = "xo"; |
| |
| power-domains = <&rpmpd SM6375_VDDCX>; |
| power-domain-names = "cx"; |
| |
| memory-region = <&pil_cdsp_mem>; |
| |
| qcom,smem-states = <&smp2p_cdsp_out 0>; |
| qcom,smem-state-names = "stop"; |
| |
| status = "disabled"; |
| |
| glink-edge { |
| interrupts-extended = <&ipcc IPCC_CLIENT_CDSP |
| IPCC_MPROC_SIGNAL_GLINK_QMP |
| IRQ_TYPE_EDGE_RISING>; |
| mboxes = <&ipcc IPCC_CLIENT_CDSP |
| IPCC_MPROC_SIGNAL_GLINK_QMP>; |
| label = "cdsp"; |
| qcom,remote-pid = <5>; |
| }; |
| }; |
| |
| sram@c125000 { |
| compatible = "qcom,sm6375-imem", "syscon", "simple-mfd"; |
| reg = <0 0x0c125000 0 0x1000>; |
| ranges = <0 0 0x0c125000 0x1000>; |
| |
| #address-cells = <1>; |
| #size-cells = <1>; |
| |
| pil-reloc@94c { |
| compatible = "qcom,pil-reloc-info"; |
| reg = <0x94c 0xc8>; |
| }; |
| }; |
| |
| apps_smmu: iommu@c600000 { |
| compatible = "qcom,sm6375-smmu-500", "arm,mmu-500"; |
| reg = <0 0x0c600000 0 0x100000>; |
| interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; |
| |
| power-domains = <&gcc HLOS1_VOTE_MM_SNOC_MMU_TBU_RT_GDSC>, |
| <&gcc HLOS1_VOTE_MM_SNOC_MMU_TBU_NRT_GDSC>, |
| <&gcc HLOS1_VOTE_TURING_MMU_TBU0_GDSC>; |
| #global-interrupts = <1>; |
| #iommu-cells = <2>; |
| }; |
| |
| wifi: wifi@c800000 { |
| compatible = "qcom,wcn3990-wifi"; |
| reg = <0 0x0c800000 0 0x800000>; |
| reg-names = "membase"; |
| memory-region = <&pil_wlan_mem>; |
| interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>; |
| iommus = <&apps_smmu 0x80 0x1>; |
| qcom,msa-fixed-perm; |
| status = "disabled"; |
| }; |
| |
| intc: interrupt-controller@f200000 { |
| compatible = "arm,gic-v3"; |
| reg = <0x0 0x0f200000 0x0 0x10000>, /* GICD */ |
| <0x0 0x0f240000 0x0 0x100000>; /* GICR * 8 */ |
| interrupts = <GIC_PPI 8 IRQ_TYPE_LEVEL_HIGH>; |
| #redistributor-regions = <1>; |
| #interrupt-cells = <3>; |
| redistributor-stride = <0 0x20000>; |
| interrupt-controller; |
| }; |
| |
| timer@f420000 { |
| compatible = "arm,armv7-timer-mem"; |
| reg = <0 0x0f420000 0 0x1000>; |
| ranges = <0 0 0 0x20000000>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| |
| frame@f421000 { |
| reg = <0x0f421000 0x1000>, <0x0f422000 0x1000>; |
| interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; |
| frame-number = <0>; |
| }; |
| |
| frame@f423000 { |
| reg = <0x0f243000 0x1000>; |
| interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; |
| frame-number = <1>; |
| status = "disabled"; |
| }; |
| |
| frame@f425000 { |
| reg = <0x0f425000 0x1000>; |
| interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; |
| frame-number = <2>; |
| status = "disabled"; |
| }; |
| |
| frame@f427000 { |
| reg = <0x0f427000 0x1000>; |
| interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; |
| frame-number = <3>; |
| status = "disabled"; |
| }; |
| |
| frame@f429000 { |
| reg = <0x0f429000 0x1000>; |
| interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; |
| frame-number = <4>; |
| status = "disabled"; |
| }; |
| |
| frame@f42b000 { |
| reg = <0x0f42b000 0x1000>; |
| interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; |
| frame-number = <5>; |
| status = "disabled"; |
| }; |
| |
| frame@f42d000 { |
| reg = <0x0f42d000 0x1000>; |
| interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; |
| frame-number = <6>; |
| status = "disabled"; |
| }; |
| }; |
| |
| cpucp_l3: interconnect@fd90000 { |
| compatible = "qcom,sm6375-cpucp-l3", "qcom,epss-l3"; |
| reg = <0 0x0fd90000 0 0x1000>; |
| |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>; |
| clock-names = "xo", "alternate"; |
| #interconnect-cells = <1>; |
| }; |
| |
| cpufreq_hw: cpufreq@fd91000 { |
| compatible = "qcom,sm6375-cpufreq-epss", "qcom,cpufreq-epss"; |
| reg = <0 0x0fd91000 0 0x1000>, <0 0x0fd92000 0 0x1000>; |
| reg-names = "freq-domain0", "freq-domain1"; |
| |
| clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>; |
| clock-names = "xo", "alternate"; |
| interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "dcvsh-irq-0", "dcvsh-irq-1"; |
| #freq-domain-cells = <1>; |
| #clock-cells = <1>; |
| }; |
| }; |
| |
| thermal-zones { |
| mapss0-thermal { |
| thermal-sensors = <&tsens0 0>; |
| |
| trips { |
| mapss0_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mapss0_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mapss0_crit: mapss-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu0-thermal { |
| thermal-sensors = <&tsens0 1>; |
| |
| trips { |
| cpu0_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu0_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu0_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu1-thermal { |
| thermal-sensors = <&tsens0 2>; |
| |
| trips { |
| cpu1_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu1_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu1_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu2-thermal { |
| thermal-sensors = <&tsens0 3>; |
| |
| trips { |
| cpu2_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu2_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu2_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu3-thermal { |
| thermal-sensors = <&tsens0 4>; |
| |
| trips { |
| cpu3_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu3_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu3_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu4-thermal { |
| thermal-sensors = <&tsens0 5>; |
| |
| trips { |
| cpu4_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu4_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu4_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu5-thermal { |
| thermal-sensors = <&tsens0 6>; |
| |
| trips { |
| cpu5_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu5_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu5_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cluster0-thermal { |
| thermal-sensors = <&tsens0 7>; |
| |
| trips { |
| cluster0_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cluster0_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cluster0_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cluster1-thermal { |
| thermal-sensors = <&tsens0 8>; |
| |
| trips { |
| cluster1_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cluster1_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cluster1_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu6-thermal { |
| thermal-sensors = <&tsens0 9>; |
| |
| trips { |
| cpu6_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu6_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu6_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu7-thermal { |
| thermal-sensors = <&tsens0 10>; |
| |
| trips { |
| cpu7_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu7_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu7_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu-unk0-thermal { |
| thermal-sensors = <&tsens0 11>; |
| |
| trips { |
| cpu_unk0_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu_unk0_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu_unk0_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cpu-unk1-thermal { |
| thermal-sensors = <&tsens0 12>; |
| |
| trips { |
| cpu_unk1_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu_unk1_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cpu_unk1_crit: cpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| gpuss0-thermal { |
| thermal-sensors = <&tsens0 13>; |
| |
| trips { |
| gpuss0_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| gpuss0_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| gpuss0_crit: gpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| gpuss1-thermal { |
| thermal-sensors = <&tsens0 14>; |
| |
| trips { |
| gpuss1_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| gpuss1_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| gpuss1_crit: gpu-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| mapss1-thermal { |
| thermal-sensors = <&tsens1 0>; |
| |
| trips { |
| mapss1_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mapss1_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mapss1_crit: mapss-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| cwlan-thermal { |
| thermal-sensors = <&tsens1 1>; |
| |
| trips { |
| cwlan_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cwlan_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| cwlan_crit: cwlan-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| audio-thermal { |
| thermal-sensors = <&tsens1 2>; |
| |
| trips { |
| audio_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| audio_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| audio_crit: audio-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| ddr-thermal { |
| thermal-sensors = <&tsens1 3>; |
| |
| trips { |
| ddr_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| ddr_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| ddr_crit: ddr-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| q6hvx-thermal { |
| thermal-sensors = <&tsens1 4>; |
| |
| trips { |
| q6hvx_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| q6hvx_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| q6hvx_crit: q6hvx-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| camera-thermal { |
| thermal-sensors = <&tsens1 5>; |
| |
| trips { |
| camera_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| camera_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| camera_crit: camera-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| mdm-core0-thermal { |
| thermal-sensors = <&tsens1 6>; |
| |
| trips { |
| mdm_core0_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mdm_core0_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mdm_core0_crit: mdm-core0-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| mdm-core1-thermal { |
| thermal-sensors = <&tsens1 7>; |
| |
| trips { |
| mdm_core1_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mdm_core1_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mdm_core1_crit: mdm-core1-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| mdm-vec-thermal { |
| thermal-sensors = <&tsens1 8>; |
| |
| trips { |
| mdm_vec_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mdm_vec_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| mdm_vec_crit: mdm-vec-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| msm-scl-thermal { |
| thermal-sensors = <&tsens1 9>; |
| |
| trips { |
| msm_scl_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| msm_scl_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| msm_scl_crit: msm-scl-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| video-thermal { |
| thermal-sensors = <&tsens1 10>; |
| |
| trips { |
| video_alert0: trip-point0 { |
| temperature = <90000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| video_alert1: trip-point1 { |
| temperature = <95000>; |
| hysteresis = <2000>; |
| type = "passive"; |
| }; |
| |
| video_crit: video-crit { |
| temperature = <110000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| }; |
| |
| timer { |
| compatible = "arm,armv8-timer"; |
| interrupts = <GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>, |
| <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>, |
| <GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>, |
| <GIC_PPI 0 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>; |
| }; |
| }; |
