| /* |
| * Copyright 2012 Advanced Micro Devices, Inc. |
| * |
| * Permission is hereby granted, free of charge, to any person obtaining a |
| * copy of this software and associated documentation files (the "Software"), |
| * to deal in the Software without restriction, including without limitation |
| * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| * and/or sell copies of the Software, and to permit persons to whom the |
| * Software is furnished to do so, subject to the following conditions: |
| * |
| * The above copyright notice and this permission notice shall be included in |
| * all copies or substantial portions of the Software. |
| * |
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| * OTHER DEALINGS IN THE SOFTWARE. |
| * |
| * Authors: Alex Deucher |
| */ |
| #include <linux/firmware.h> |
| #include <linux/slab.h> |
| #include <linux/module.h> |
| #include <linux/pci.h> |
| |
| #include "amdgpu.h" |
| #include "amdgpu_atombios.h" |
| #include "amdgpu_ih.h" |
| #include "amdgpu_uvd.h" |
| #include "amdgpu_vce.h" |
| #include "cikd.h" |
| #include "atom.h" |
| #include "amd_pcie.h" |
| |
| #include "cik.h" |
| #include "gmc_v7_0.h" |
| #include "cik_ih.h" |
| #include "dce_v8_0.h" |
| #include "gfx_v7_0.h" |
| #include "cik_sdma.h" |
| #include "uvd_v4_2.h" |
| #include "vce_v2_0.h" |
| #include "cik_dpm.h" |
| |
| #include "uvd/uvd_4_2_d.h" |
| |
| #include "smu/smu_7_0_1_d.h" |
| #include "smu/smu_7_0_1_sh_mask.h" |
| |
| #include "dce/dce_8_0_d.h" |
| #include "dce/dce_8_0_sh_mask.h" |
| |
| #include "bif/bif_4_1_d.h" |
| #include "bif/bif_4_1_sh_mask.h" |
| |
| #include "gca/gfx_7_2_d.h" |
| #include "gca/gfx_7_2_enum.h" |
| #include "gca/gfx_7_2_sh_mask.h" |
| |
| #include "gmc/gmc_7_1_d.h" |
| #include "gmc/gmc_7_1_sh_mask.h" |
| |
| #include "oss/oss_2_0_d.h" |
| #include "oss/oss_2_0_sh_mask.h" |
| |
| #include "amdgpu_dm.h" |
| #include "amdgpu_amdkfd.h" |
| #include "dce_virtual.h" |
| |
| /* |
| * Indirect registers accessor |
| */ |
| static u32 cik_pcie_rreg(struct amdgpu_device *adev, u32 reg) |
| { |
| unsigned long flags; |
| u32 r; |
| |
| spin_lock_irqsave(&adev->pcie_idx_lock, flags); |
| WREG32(mmPCIE_INDEX, reg); |
| (void)RREG32(mmPCIE_INDEX); |
| r = RREG32(mmPCIE_DATA); |
| spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); |
| return r; |
| } |
| |
| static void cik_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v) |
| { |
| unsigned long flags; |
| |
| spin_lock_irqsave(&adev->pcie_idx_lock, flags); |
| WREG32(mmPCIE_INDEX, reg); |
| (void)RREG32(mmPCIE_INDEX); |
| WREG32(mmPCIE_DATA, v); |
| (void)RREG32(mmPCIE_DATA); |
| spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); |
| } |
| |
| static u32 cik_smc_rreg(struct amdgpu_device *adev, u32 reg) |
| { |
| unsigned long flags; |
| u32 r; |
| |
| spin_lock_irqsave(&adev->smc_idx_lock, flags); |
| WREG32(mmSMC_IND_INDEX_0, (reg)); |
| r = RREG32(mmSMC_IND_DATA_0); |
| spin_unlock_irqrestore(&adev->smc_idx_lock, flags); |
| return r; |
| } |
| |
| static void cik_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v) |
| { |
| unsigned long flags; |
| |
| spin_lock_irqsave(&adev->smc_idx_lock, flags); |
| WREG32(mmSMC_IND_INDEX_0, (reg)); |
| WREG32(mmSMC_IND_DATA_0, (v)); |
| spin_unlock_irqrestore(&adev->smc_idx_lock, flags); |
| } |
| |
| static u32 cik_uvd_ctx_rreg(struct amdgpu_device *adev, u32 reg) |
| { |
| unsigned long flags; |
| u32 r; |
| |
| spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags); |
| WREG32(mmUVD_CTX_INDEX, ((reg) & 0x1ff)); |
| r = RREG32(mmUVD_CTX_DATA); |
| spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags); |
| return r; |
| } |
| |
| static void cik_uvd_ctx_wreg(struct amdgpu_device *adev, u32 reg, u32 v) |
| { |
| unsigned long flags; |
| |
| spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags); |
| WREG32(mmUVD_CTX_INDEX, ((reg) & 0x1ff)); |
| WREG32(mmUVD_CTX_DATA, (v)); |
| spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags); |
| } |
| |
| static u32 cik_didt_rreg(struct amdgpu_device *adev, u32 reg) |
| { |
| unsigned long flags; |
| u32 r; |
| |
| spin_lock_irqsave(&adev->didt_idx_lock, flags); |
| WREG32(mmDIDT_IND_INDEX, (reg)); |
| r = RREG32(mmDIDT_IND_DATA); |
| spin_unlock_irqrestore(&adev->didt_idx_lock, flags); |
| return r; |
| } |
| |
| static void cik_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v) |
| { |
| unsigned long flags; |
| |
| spin_lock_irqsave(&adev->didt_idx_lock, flags); |
| WREG32(mmDIDT_IND_INDEX, (reg)); |
| WREG32(mmDIDT_IND_DATA, (v)); |
| spin_unlock_irqrestore(&adev->didt_idx_lock, flags); |
| } |
| |
| static const u32 bonaire_golden_spm_registers[] = |
| { |
| 0xc200, 0xe0ffffff, 0xe0000000 |
| }; |
| |
| static const u32 bonaire_golden_common_registers[] = |
| { |
| 0x31dc, 0xffffffff, 0x00000800, |
| 0x31dd, 0xffffffff, 0x00000800, |
| 0x31e6, 0xffffffff, 0x00007fbf, |
| 0x31e7, 0xffffffff, 0x00007faf |
| }; |
| |
| static const u32 bonaire_golden_registers[] = |
| { |
| 0xcd5, 0x00000333, 0x00000333, |
| 0xcd4, 0x000c0fc0, 0x00040200, |
| 0x2684, 0x00010000, 0x00058208, |
| 0xf000, 0xffff1fff, 0x00140000, |
| 0xf080, 0xfdfc0fff, 0x00000100, |
| 0xf08d, 0x40000000, 0x40000200, |
| 0x260c, 0xffffffff, 0x00000000, |
| 0x260d, 0xf00fffff, 0x00000400, |
| 0x260e, 0x0002021c, 0x00020200, |
| 0x31e, 0x00000080, 0x00000000, |
| 0x16ec, 0x000000f0, 0x00000070, |
| 0x16f0, 0xf0311fff, 0x80300000, |
| 0x263e, 0x73773777, 0x12010001, |
| 0xd43, 0x00810000, 0x408af000, |
| 0x1c0c, 0x31000111, 0x00000011, |
| 0xbd2, 0x73773777, 0x12010001, |
| 0x883, 0x00007fb6, 0x0021a1b1, |
| 0x884, 0x00007fb6, 0x002021b1, |
| 0x860, 0x00007fb6, 0x00002191, |
| 0x886, 0x00007fb6, 0x002121b1, |
| 0x887, 0x00007fb6, 0x002021b1, |
| 0x877, 0x00007fb6, 0x00002191, |
| 0x878, 0x00007fb6, 0x00002191, |
| 0xd8a, 0x0000003f, 0x0000000a, |
| 0xd8b, 0x0000003f, 0x0000000a, |
| 0xab9, 0x00073ffe, 0x000022a2, |
| 0x903, 0x000007ff, 0x00000000, |
| 0x2285, 0xf000003f, 0x00000007, |
| 0x22fc, 0x00002001, 0x00000001, |
| 0x22c9, 0xffffffff, 0x00ffffff, |
| 0xc281, 0x0000ff0f, 0x00000000, |
| 0xa293, 0x07ffffff, 0x06000000, |
| 0x136, 0x00000fff, 0x00000100, |
| 0xf9e, 0x00000001, 0x00000002, |
| 0x2440, 0x03000000, 0x0362c688, |
| 0x2300, 0x000000ff, 0x00000001, |
| 0x390, 0x00001fff, 0x00001fff, |
| 0x2418, 0x0000007f, 0x00000020, |
| 0x2542, 0x00010000, 0x00010000, |
| 0x2b05, 0x000003ff, 0x000000f3, |
| 0x2b03, 0xffffffff, 0x00001032 |
| }; |
| |
| static const u32 bonaire_mgcg_cgcg_init[] = |
| { |
| 0x3108, 0xffffffff, 0xfffffffc, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf0a8, 0xffffffff, 0x00000100, |
| 0xf082, 0xffffffff, 0x00000100, |
| 0xf0b0, 0xffffffff, 0xc0000100, |
| 0xf0b2, 0xffffffff, 0xc0000100, |
| 0xf0b1, 0xffffffff, 0xc0000100, |
| 0x1579, 0xffffffff, 0x00600100, |
| 0xf0a0, 0xffffffff, 0x00000100, |
| 0xf085, 0xffffffff, 0x06000100, |
| 0xf088, 0xffffffff, 0x00000100, |
| 0xf086, 0xffffffff, 0x06000100, |
| 0xf081, 0xffffffff, 0x00000100, |
| 0xf0b8, 0xffffffff, 0x00000100, |
| 0xf089, 0xffffffff, 0x00000100, |
| 0xf080, 0xffffffff, 0x00000100, |
| 0xf08c, 0xffffffff, 0x00000100, |
| 0xf08d, 0xffffffff, 0x00000100, |
| 0xf094, 0xffffffff, 0x00000100, |
| 0xf095, 0xffffffff, 0x00000100, |
| 0xf096, 0xffffffff, 0x00000100, |
| 0xf097, 0xffffffff, 0x00000100, |
| 0xf098, 0xffffffff, 0x00000100, |
| 0xf09f, 0xffffffff, 0x00000100, |
| 0xf09e, 0xffffffff, 0x00000100, |
| 0xf084, 0xffffffff, 0x06000100, |
| 0xf0a4, 0xffffffff, 0x00000100, |
| 0xf09d, 0xffffffff, 0x00000100, |
| 0xf0ad, 0xffffffff, 0x00000100, |
| 0xf0ac, 0xffffffff, 0x00000100, |
| 0xf09c, 0xffffffff, 0x00000100, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf008, 0xffffffff, 0x00010000, |
| 0xf009, 0xffffffff, 0x00030002, |
| 0xf00a, 0xffffffff, 0x00040007, |
| 0xf00b, 0xffffffff, 0x00060005, |
| 0xf00c, 0xffffffff, 0x00090008, |
| 0xf00d, 0xffffffff, 0x00010000, |
| 0xf00e, 0xffffffff, 0x00030002, |
| 0xf00f, 0xffffffff, 0x00040007, |
| 0xf010, 0xffffffff, 0x00060005, |
| 0xf011, 0xffffffff, 0x00090008, |
| 0xf012, 0xffffffff, 0x00010000, |
| 0xf013, 0xffffffff, 0x00030002, |
| 0xf014, 0xffffffff, 0x00040007, |
| 0xf015, 0xffffffff, 0x00060005, |
| 0xf016, 0xffffffff, 0x00090008, |
| 0xf017, 0xffffffff, 0x00010000, |
| 0xf018, 0xffffffff, 0x00030002, |
| 0xf019, 0xffffffff, 0x00040007, |
| 0xf01a, 0xffffffff, 0x00060005, |
| 0xf01b, 0xffffffff, 0x00090008, |
| 0xf01c, 0xffffffff, 0x00010000, |
| 0xf01d, 0xffffffff, 0x00030002, |
| 0xf01e, 0xffffffff, 0x00040007, |
| 0xf01f, 0xffffffff, 0x00060005, |
| 0xf020, 0xffffffff, 0x00090008, |
| 0xf021, 0xffffffff, 0x00010000, |
| 0xf022, 0xffffffff, 0x00030002, |
| 0xf023, 0xffffffff, 0x00040007, |
| 0xf024, 0xffffffff, 0x00060005, |
| 0xf025, 0xffffffff, 0x00090008, |
| 0xf026, 0xffffffff, 0x00010000, |
| 0xf027, 0xffffffff, 0x00030002, |
| 0xf028, 0xffffffff, 0x00040007, |
| 0xf029, 0xffffffff, 0x00060005, |
| 0xf02a, 0xffffffff, 0x00090008, |
| 0xf000, 0xffffffff, 0x96e00200, |
| 0x21c2, 0xffffffff, 0x00900100, |
| 0x3109, 0xffffffff, 0x0020003f, |
| 0xe, 0xffffffff, 0x0140001c, |
| 0xf, 0x000f0000, 0x000f0000, |
| 0x88, 0xffffffff, 0xc060000c, |
| 0x89, 0xc0000fff, 0x00000100, |
| 0x3e4, 0xffffffff, 0x00000100, |
| 0x3e6, 0x00000101, 0x00000000, |
| 0x82a, 0xffffffff, 0x00000104, |
| 0x1579, 0xff000fff, 0x00000100, |
| 0xc33, 0xc0000fff, 0x00000104, |
| 0x3079, 0x00000001, 0x00000001, |
| 0x3403, 0xff000ff0, 0x00000100, |
| 0x3603, 0xff000ff0, 0x00000100 |
| }; |
| |
| static const u32 spectre_golden_spm_registers[] = |
| { |
| 0xc200, 0xe0ffffff, 0xe0000000 |
| }; |
| |
| static const u32 spectre_golden_common_registers[] = |
| { |
| 0x31dc, 0xffffffff, 0x00000800, |
| 0x31dd, 0xffffffff, 0x00000800, |
| 0x31e6, 0xffffffff, 0x00007fbf, |
| 0x31e7, 0xffffffff, 0x00007faf |
| }; |
| |
| static const u32 spectre_golden_registers[] = |
| { |
| 0xf000, 0xffff1fff, 0x96940200, |
| 0xf003, 0xffff0001, 0xff000000, |
| 0xf080, 0xfffc0fff, 0x00000100, |
| 0x1bb6, 0x00010101, 0x00010000, |
| 0x260d, 0xf00fffff, 0x00000400, |
| 0x260e, 0xfffffffc, 0x00020200, |
| 0x16ec, 0x000000f0, 0x00000070, |
| 0x16f0, 0xf0311fff, 0x80300000, |
| 0x263e, 0x73773777, 0x12010001, |
| 0x26df, 0x00ff0000, 0x00fc0000, |
| 0xbd2, 0x73773777, 0x12010001, |
| 0x2285, 0xf000003f, 0x00000007, |
| 0x22c9, 0xffffffff, 0x00ffffff, |
| 0xa0d4, 0x3f3f3fff, 0x00000082, |
| 0xa0d5, 0x0000003f, 0x00000000, |
| 0xf9e, 0x00000001, 0x00000002, |
| 0x244f, 0xffff03df, 0x00000004, |
| 0x31da, 0x00000008, 0x00000008, |
| 0x2300, 0x000008ff, 0x00000800, |
| 0x2542, 0x00010000, 0x00010000, |
| 0x2b03, 0xffffffff, 0x54763210, |
| 0x853e, 0x01ff01ff, 0x00000002, |
| 0x8526, 0x007ff800, 0x00200000, |
| 0x8057, 0xffffffff, 0x00000f40, |
| 0xc24d, 0xffffffff, 0x00000001 |
| }; |
| |
| static const u32 spectre_mgcg_cgcg_init[] = |
| { |
| 0x3108, 0xffffffff, 0xfffffffc, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf0a8, 0xffffffff, 0x00000100, |
| 0xf082, 0xffffffff, 0x00000100, |
| 0xf0b0, 0xffffffff, 0x00000100, |
| 0xf0b2, 0xffffffff, 0x00000100, |
| 0xf0b1, 0xffffffff, 0x00000100, |
| 0x1579, 0xffffffff, 0x00600100, |
| 0xf0a0, 0xffffffff, 0x00000100, |
| 0xf085, 0xffffffff, 0x06000100, |
| 0xf088, 0xffffffff, 0x00000100, |
| 0xf086, 0xffffffff, 0x06000100, |
| 0xf081, 0xffffffff, 0x00000100, |
| 0xf0b8, 0xffffffff, 0x00000100, |
| 0xf089, 0xffffffff, 0x00000100, |
| 0xf080, 0xffffffff, 0x00000100, |
| 0xf08c, 0xffffffff, 0x00000100, |
| 0xf08d, 0xffffffff, 0x00000100, |
| 0xf094, 0xffffffff, 0x00000100, |
| 0xf095, 0xffffffff, 0x00000100, |
| 0xf096, 0xffffffff, 0x00000100, |
| 0xf097, 0xffffffff, 0x00000100, |
| 0xf098, 0xffffffff, 0x00000100, |
| 0xf09f, 0xffffffff, 0x00000100, |
| 0xf09e, 0xffffffff, 0x00000100, |
| 0xf084, 0xffffffff, 0x06000100, |
| 0xf0a4, 0xffffffff, 0x00000100, |
| 0xf09d, 0xffffffff, 0x00000100, |
| 0xf0ad, 0xffffffff, 0x00000100, |
| 0xf0ac, 0xffffffff, 0x00000100, |
| 0xf09c, 0xffffffff, 0x00000100, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf008, 0xffffffff, 0x00010000, |
| 0xf009, 0xffffffff, 0x00030002, |
| 0xf00a, 0xffffffff, 0x00040007, |
| 0xf00b, 0xffffffff, 0x00060005, |
| 0xf00c, 0xffffffff, 0x00090008, |
| 0xf00d, 0xffffffff, 0x00010000, |
| 0xf00e, 0xffffffff, 0x00030002, |
| 0xf00f, 0xffffffff, 0x00040007, |
| 0xf010, 0xffffffff, 0x00060005, |
| 0xf011, 0xffffffff, 0x00090008, |
| 0xf012, 0xffffffff, 0x00010000, |
| 0xf013, 0xffffffff, 0x00030002, |
| 0xf014, 0xffffffff, 0x00040007, |
| 0xf015, 0xffffffff, 0x00060005, |
| 0xf016, 0xffffffff, 0x00090008, |
| 0xf017, 0xffffffff, 0x00010000, |
| 0xf018, 0xffffffff, 0x00030002, |
| 0xf019, 0xffffffff, 0x00040007, |
| 0xf01a, 0xffffffff, 0x00060005, |
| 0xf01b, 0xffffffff, 0x00090008, |
| 0xf01c, 0xffffffff, 0x00010000, |
| 0xf01d, 0xffffffff, 0x00030002, |
| 0xf01e, 0xffffffff, 0x00040007, |
| 0xf01f, 0xffffffff, 0x00060005, |
| 0xf020, 0xffffffff, 0x00090008, |
| 0xf021, 0xffffffff, 0x00010000, |
| 0xf022, 0xffffffff, 0x00030002, |
| 0xf023, 0xffffffff, 0x00040007, |
| 0xf024, 0xffffffff, 0x00060005, |
| 0xf025, 0xffffffff, 0x00090008, |
| 0xf026, 0xffffffff, 0x00010000, |
| 0xf027, 0xffffffff, 0x00030002, |
| 0xf028, 0xffffffff, 0x00040007, |
| 0xf029, 0xffffffff, 0x00060005, |
| 0xf02a, 0xffffffff, 0x00090008, |
| 0xf02b, 0xffffffff, 0x00010000, |
| 0xf02c, 0xffffffff, 0x00030002, |
| 0xf02d, 0xffffffff, 0x00040007, |
| 0xf02e, 0xffffffff, 0x00060005, |
| 0xf02f, 0xffffffff, 0x00090008, |
| 0xf000, 0xffffffff, 0x96e00200, |
| 0x21c2, 0xffffffff, 0x00900100, |
| 0x3109, 0xffffffff, 0x0020003f, |
| 0xe, 0xffffffff, 0x0140001c, |
| 0xf, 0x000f0000, 0x000f0000, |
| 0x88, 0xffffffff, 0xc060000c, |
| 0x89, 0xc0000fff, 0x00000100, |
| 0x3e4, 0xffffffff, 0x00000100, |
| 0x3e6, 0x00000101, 0x00000000, |
| 0x82a, 0xffffffff, 0x00000104, |
| 0x1579, 0xff000fff, 0x00000100, |
| 0xc33, 0xc0000fff, 0x00000104, |
| 0x3079, 0x00000001, 0x00000001, |
| 0x3403, 0xff000ff0, 0x00000100, |
| 0x3603, 0xff000ff0, 0x00000100 |
| }; |
| |
| static const u32 kalindi_golden_spm_registers[] = |
| { |
| 0xc200, 0xe0ffffff, 0xe0000000 |
| }; |
| |
| static const u32 kalindi_golden_common_registers[] = |
| { |
| 0x31dc, 0xffffffff, 0x00000800, |
| 0x31dd, 0xffffffff, 0x00000800, |
| 0x31e6, 0xffffffff, 0x00007fbf, |
| 0x31e7, 0xffffffff, 0x00007faf |
| }; |
| |
| static const u32 kalindi_golden_registers[] = |
| { |
| 0xf000, 0xffffdfff, 0x6e944040, |
| 0x1579, 0xff607fff, 0xfc000100, |
| 0xf088, 0xff000fff, 0x00000100, |
| 0xf089, 0xff000fff, 0x00000100, |
| 0xf080, 0xfffc0fff, 0x00000100, |
| 0x1bb6, 0x00010101, 0x00010000, |
| 0x260c, 0xffffffff, 0x00000000, |
| 0x260d, 0xf00fffff, 0x00000400, |
| 0x16ec, 0x000000f0, 0x00000070, |
| 0x16f0, 0xf0311fff, 0x80300000, |
| 0x263e, 0x73773777, 0x12010001, |
| 0x263f, 0xffffffff, 0x00000010, |
| 0x26df, 0x00ff0000, 0x00fc0000, |
| 0x200c, 0x00001f0f, 0x0000100a, |
| 0xbd2, 0x73773777, 0x12010001, |
| 0x902, 0x000fffff, 0x000c007f, |
| 0x2285, 0xf000003f, 0x00000007, |
| 0x22c9, 0x3fff3fff, 0x00ffcfff, |
| 0xc281, 0x0000ff0f, 0x00000000, |
| 0xa293, 0x07ffffff, 0x06000000, |
| 0x136, 0x00000fff, 0x00000100, |
| 0xf9e, 0x00000001, 0x00000002, |
| 0x31da, 0x00000008, 0x00000008, |
| 0x2300, 0x000000ff, 0x00000003, |
| 0x853e, 0x01ff01ff, 0x00000002, |
| 0x8526, 0x007ff800, 0x00200000, |
| 0x8057, 0xffffffff, 0x00000f40, |
| 0x2231, 0x001f3ae3, 0x00000082, |
| 0x2235, 0x0000001f, 0x00000010, |
| 0xc24d, 0xffffffff, 0x00000000 |
| }; |
| |
| static const u32 kalindi_mgcg_cgcg_init[] = |
| { |
| 0x3108, 0xffffffff, 0xfffffffc, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf0a8, 0xffffffff, 0x00000100, |
| 0xf082, 0xffffffff, 0x00000100, |
| 0xf0b0, 0xffffffff, 0x00000100, |
| 0xf0b2, 0xffffffff, 0x00000100, |
| 0xf0b1, 0xffffffff, 0x00000100, |
| 0x1579, 0xffffffff, 0x00600100, |
| 0xf0a0, 0xffffffff, 0x00000100, |
| 0xf085, 0xffffffff, 0x06000100, |
| 0xf088, 0xffffffff, 0x00000100, |
| 0xf086, 0xffffffff, 0x06000100, |
| 0xf081, 0xffffffff, 0x00000100, |
| 0xf0b8, 0xffffffff, 0x00000100, |
| 0xf089, 0xffffffff, 0x00000100, |
| 0xf080, 0xffffffff, 0x00000100, |
| 0xf08c, 0xffffffff, 0x00000100, |
| 0xf08d, 0xffffffff, 0x00000100, |
| 0xf094, 0xffffffff, 0x00000100, |
| 0xf095, 0xffffffff, 0x00000100, |
| 0xf096, 0xffffffff, 0x00000100, |
| 0xf097, 0xffffffff, 0x00000100, |
| 0xf098, 0xffffffff, 0x00000100, |
| 0xf09f, 0xffffffff, 0x00000100, |
| 0xf09e, 0xffffffff, 0x00000100, |
| 0xf084, 0xffffffff, 0x06000100, |
| 0xf0a4, 0xffffffff, 0x00000100, |
| 0xf09d, 0xffffffff, 0x00000100, |
| 0xf0ad, 0xffffffff, 0x00000100, |
| 0xf0ac, 0xffffffff, 0x00000100, |
| 0xf09c, 0xffffffff, 0x00000100, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf008, 0xffffffff, 0x00010000, |
| 0xf009, 0xffffffff, 0x00030002, |
| 0xf00a, 0xffffffff, 0x00040007, |
| 0xf00b, 0xffffffff, 0x00060005, |
| 0xf00c, 0xffffffff, 0x00090008, |
| 0xf00d, 0xffffffff, 0x00010000, |
| 0xf00e, 0xffffffff, 0x00030002, |
| 0xf00f, 0xffffffff, 0x00040007, |
| 0xf010, 0xffffffff, 0x00060005, |
| 0xf011, 0xffffffff, 0x00090008, |
| 0xf000, 0xffffffff, 0x96e00200, |
| 0x21c2, 0xffffffff, 0x00900100, |
| 0x3109, 0xffffffff, 0x0020003f, |
| 0xe, 0xffffffff, 0x0140001c, |
| 0xf, 0x000f0000, 0x000f0000, |
| 0x88, 0xffffffff, 0xc060000c, |
| 0x89, 0xc0000fff, 0x00000100, |
| 0x82a, 0xffffffff, 0x00000104, |
| 0x1579, 0xff000fff, 0x00000100, |
| 0xc33, 0xc0000fff, 0x00000104, |
| 0x3079, 0x00000001, 0x00000001, |
| 0x3403, 0xff000ff0, 0x00000100, |
| 0x3603, 0xff000ff0, 0x00000100 |
| }; |
| |
| static const u32 hawaii_golden_spm_registers[] = |
| { |
| 0xc200, 0xe0ffffff, 0xe0000000 |
| }; |
| |
| static const u32 hawaii_golden_common_registers[] = |
| { |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xa0d4, 0xffffffff, 0x3a00161a, |
| 0xa0d5, 0xffffffff, 0x0000002e, |
| 0x2684, 0xffffffff, 0x00018208, |
| 0x263e, 0xffffffff, 0x12011003 |
| }; |
| |
| static const u32 hawaii_golden_registers[] = |
| { |
| 0xcd5, 0x00000333, 0x00000333, |
| 0x2684, 0x00010000, 0x00058208, |
| 0x260c, 0xffffffff, 0x00000000, |
| 0x260d, 0xf00fffff, 0x00000400, |
| 0x260e, 0x0002021c, 0x00020200, |
| 0x31e, 0x00000080, 0x00000000, |
| 0x16ec, 0x000000f0, 0x00000070, |
| 0x16f0, 0xf0311fff, 0x80300000, |
| 0xd43, 0x00810000, 0x408af000, |
| 0x1c0c, 0x31000111, 0x00000011, |
| 0xbd2, 0x73773777, 0x12010001, |
| 0x848, 0x0000007f, 0x0000001b, |
| 0x877, 0x00007fb6, 0x00002191, |
| 0xd8a, 0x0000003f, 0x0000000a, |
| 0xd8b, 0x0000003f, 0x0000000a, |
| 0xab9, 0x00073ffe, 0x000022a2, |
| 0x903, 0x000007ff, 0x00000000, |
| 0x22fc, 0x00002001, 0x00000001, |
| 0x22c9, 0xffffffff, 0x00ffffff, |
| 0xc281, 0x0000ff0f, 0x00000000, |
| 0xa293, 0x07ffffff, 0x06000000, |
| 0xf9e, 0x00000001, 0x00000002, |
| 0x31da, 0x00000008, 0x00000008, |
| 0x31dc, 0x00000f00, 0x00000800, |
| 0x31dd, 0x00000f00, 0x00000800, |
| 0x31e6, 0x00ffffff, 0x00ff7fbf, |
| 0x31e7, 0x00ffffff, 0x00ff7faf, |
| 0x2300, 0x000000ff, 0x00000800, |
| 0x390, 0x00001fff, 0x00001fff, |
| 0x2418, 0x0000007f, 0x00000020, |
| 0x2542, 0x00010000, 0x00010000, |
| 0x2b80, 0x00100000, 0x000ff07c, |
| 0x2b05, 0x000003ff, 0x0000000f, |
| 0x2b04, 0xffffffff, 0x7564fdec, |
| 0x2b03, 0xffffffff, 0x3120b9a8, |
| 0x2b02, 0x20000000, 0x0f9c0000 |
| }; |
| |
| static const u32 hawaii_mgcg_cgcg_init[] = |
| { |
| 0x3108, 0xffffffff, 0xfffffffd, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf0a8, 0xffffffff, 0x00000100, |
| 0xf082, 0xffffffff, 0x00000100, |
| 0xf0b0, 0xffffffff, 0x00000100, |
| 0xf0b2, 0xffffffff, 0x00000100, |
| 0xf0b1, 0xffffffff, 0x00000100, |
| 0x1579, 0xffffffff, 0x00200100, |
| 0xf0a0, 0xffffffff, 0x00000100, |
| 0xf085, 0xffffffff, 0x06000100, |
| 0xf088, 0xffffffff, 0x00000100, |
| 0xf086, 0xffffffff, 0x06000100, |
| 0xf081, 0xffffffff, 0x00000100, |
| 0xf0b8, 0xffffffff, 0x00000100, |
| 0xf089, 0xffffffff, 0x00000100, |
| 0xf080, 0xffffffff, 0x00000100, |
| 0xf08c, 0xffffffff, 0x00000100, |
| 0xf08d, 0xffffffff, 0x00000100, |
| 0xf094, 0xffffffff, 0x00000100, |
| 0xf095, 0xffffffff, 0x00000100, |
| 0xf096, 0xffffffff, 0x00000100, |
| 0xf097, 0xffffffff, 0x00000100, |
| 0xf098, 0xffffffff, 0x00000100, |
| 0xf09f, 0xffffffff, 0x00000100, |
| 0xf09e, 0xffffffff, 0x00000100, |
| 0xf084, 0xffffffff, 0x06000100, |
| 0xf0a4, 0xffffffff, 0x00000100, |
| 0xf09d, 0xffffffff, 0x00000100, |
| 0xf0ad, 0xffffffff, 0x00000100, |
| 0xf0ac, 0xffffffff, 0x00000100, |
| 0xf09c, 0xffffffff, 0x00000100, |
| 0xc200, 0xffffffff, 0xe0000000, |
| 0xf008, 0xffffffff, 0x00010000, |
| 0xf009, 0xffffffff, 0x00030002, |
| 0xf00a, 0xffffffff, 0x00040007, |
| 0xf00b, 0xffffffff, 0x00060005, |
| 0xf00c, 0xffffffff, 0x00090008, |
| 0xf00d, 0xffffffff, 0x00010000, |
| 0xf00e, 0xffffffff, 0x00030002, |
| 0xf00f, 0xffffffff, 0x00040007, |
| 0xf010, 0xffffffff, 0x00060005, |
| 0xf011, 0xffffffff, 0x00090008, |
| 0xf012, 0xffffffff, 0x00010000, |
| 0xf013, 0xffffffff, 0x00030002, |
| 0xf014, 0xffffffff, 0x00040007, |
| 0xf015, 0xffffffff, 0x00060005, |
| 0xf016, 0xffffffff, 0x00090008, |
| 0xf017, 0xffffffff, 0x00010000, |
| 0xf018, 0xffffffff, 0x00030002, |
| 0xf019, 0xffffffff, 0x00040007, |
| 0xf01a, 0xffffffff, 0x00060005, |
| 0xf01b, 0xffffffff, 0x00090008, |
| 0xf01c, 0xffffffff, 0x00010000, |
| 0xf01d, 0xffffffff, 0x00030002, |
| 0xf01e, 0xffffffff, 0x00040007, |
| 0xf01f, 0xffffffff, 0x00060005, |
| 0xf020, 0xffffffff, 0x00090008, |
| 0xf021, 0xffffffff, 0x00010000, |
| 0xf022, 0xffffffff, 0x00030002, |
| 0xf023, 0xffffffff, 0x00040007, |
| 0xf024, 0xffffffff, 0x00060005, |
| 0xf025, 0xffffffff, 0x00090008, |
| 0xf026, 0xffffffff, 0x00010000, |
| 0xf027, 0xffffffff, 0x00030002, |
| 0xf028, 0xffffffff, 0x00040007, |
| 0xf029, 0xffffffff, 0x00060005, |
| 0xf02a, 0xffffffff, 0x00090008, |
| 0xf02b, 0xffffffff, 0x00010000, |
| 0xf02c, 0xffffffff, 0x00030002, |
| 0xf02d, 0xffffffff, 0x00040007, |
| 0xf02e, 0xffffffff, 0x00060005, |
| 0xf02f, 0xffffffff, 0x00090008, |
| 0xf030, 0xffffffff, 0x00010000, |
| 0xf031, 0xffffffff, 0x00030002, |
| 0xf032, 0xffffffff, 0x00040007, |
| 0xf033, 0xffffffff, 0x00060005, |
| 0xf034, 0xffffffff, 0x00090008, |
| 0xf035, 0xffffffff, 0x00010000, |
| 0xf036, 0xffffffff, 0x00030002, |
| 0xf037, 0xffffffff, 0x00040007, |
| 0xf038, 0xffffffff, 0x00060005, |
| 0xf039, 0xffffffff, 0x00090008, |
| 0xf03a, 0xffffffff, 0x00010000, |
| 0xf03b, 0xffffffff, 0x00030002, |
| 0xf03c, 0xffffffff, 0x00040007, |
| 0xf03d, 0xffffffff, 0x00060005, |
| 0xf03e, 0xffffffff, 0x00090008, |
| 0x30c6, 0xffffffff, 0x00020200, |
| 0xcd4, 0xffffffff, 0x00000200, |
| 0x570, 0xffffffff, 0x00000400, |
| 0x157a, 0xffffffff, 0x00000000, |
| 0xbd4, 0xffffffff, 0x00000902, |
| 0xf000, 0xffffffff, 0x96940200, |
| 0x21c2, 0xffffffff, 0x00900100, |
| 0x3109, 0xffffffff, 0x0020003f, |
| 0xe, 0xffffffff, 0x0140001c, |
| 0xf, 0x000f0000, 0x000f0000, |
| 0x88, 0xffffffff, 0xc060000c, |
| 0x89, 0xc0000fff, 0x00000100, |
| 0x3e4, 0xffffffff, 0x00000100, |
| 0x3e6, 0x00000101, 0x00000000, |
| 0x82a, 0xffffffff, 0x00000104, |
| 0x1579, 0xff000fff, 0x00000100, |
| 0xc33, 0xc0000fff, 0x00000104, |
| 0x3079, 0x00000001, 0x00000001, |
| 0x3403, 0xff000ff0, 0x00000100, |
| 0x3603, 0xff000ff0, 0x00000100 |
| }; |
| |
| static const u32 godavari_golden_registers[] = |
| { |
| 0x1579, 0xff607fff, 0xfc000100, |
| 0x1bb6, 0x00010101, 0x00010000, |
| 0x260c, 0xffffffff, 0x00000000, |
| 0x260c0, 0xf00fffff, 0x00000400, |
| 0x184c, 0xffffffff, 0x00010000, |
| 0x16ec, 0x000000f0, 0x00000070, |
| 0x16f0, 0xf0311fff, 0x80300000, |
| 0x263e, 0x73773777, 0x12010001, |
| 0x263f, 0xffffffff, 0x00000010, |
| 0x200c, 0x00001f0f, 0x0000100a, |
| 0xbd2, 0x73773777, 0x12010001, |
| 0x902, 0x000fffff, 0x000c007f, |
| 0x2285, 0xf000003f, 0x00000007, |
| 0x22c9, 0xffffffff, 0x00ff0fff, |
| 0xc281, 0x0000ff0f, 0x00000000, |
| 0xa293, 0x07ffffff, 0x06000000, |
| 0x136, 0x00000fff, 0x00000100, |
| 0x3405, 0x00010000, 0x00810001, |
| 0x3605, 0x00010000, 0x00810001, |
| 0xf9e, 0x00000001, 0x00000002, |
| 0x31da, 0x00000008, 0x00000008, |
| 0x31dc, 0x00000f00, 0x00000800, |
| 0x31dd, 0x00000f00, 0x00000800, |
| 0x31e6, 0x00ffffff, 0x00ff7fbf, |
| 0x31e7, 0x00ffffff, 0x00ff7faf, |
| 0x2300, 0x000000ff, 0x00000001, |
| 0x853e, 0x01ff01ff, 0x00000002, |
| 0x8526, 0x007ff800, 0x00200000, |
| 0x8057, 0xffffffff, 0x00000f40, |
| 0x2231, 0x001f3ae3, 0x00000082, |
| 0x2235, 0x0000001f, 0x00000010, |
| 0xc24d, 0xffffffff, 0x00000000 |
| }; |
| |
| static void cik_init_golden_registers(struct amdgpu_device *adev) |
| { |
| /* Some of the registers might be dependent on GRBM_GFX_INDEX */ |
| mutex_lock(&adev->grbm_idx_mutex); |
| |
| switch (adev->asic_type) { |
| case CHIP_BONAIRE: |
| amdgpu_device_program_register_sequence(adev, |
| bonaire_mgcg_cgcg_init, |
| ARRAY_SIZE(bonaire_mgcg_cgcg_init)); |
| amdgpu_device_program_register_sequence(adev, |
| bonaire_golden_registers, |
| ARRAY_SIZE(bonaire_golden_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| bonaire_golden_common_registers, |
| ARRAY_SIZE(bonaire_golden_common_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| bonaire_golden_spm_registers, |
| ARRAY_SIZE(bonaire_golden_spm_registers)); |
| break; |
| case CHIP_KABINI: |
| amdgpu_device_program_register_sequence(adev, |
| kalindi_mgcg_cgcg_init, |
| ARRAY_SIZE(kalindi_mgcg_cgcg_init)); |
| amdgpu_device_program_register_sequence(adev, |
| kalindi_golden_registers, |
| ARRAY_SIZE(kalindi_golden_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| kalindi_golden_common_registers, |
| ARRAY_SIZE(kalindi_golden_common_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| kalindi_golden_spm_registers, |
| ARRAY_SIZE(kalindi_golden_spm_registers)); |
| break; |
| case CHIP_MULLINS: |
| amdgpu_device_program_register_sequence(adev, |
| kalindi_mgcg_cgcg_init, |
| ARRAY_SIZE(kalindi_mgcg_cgcg_init)); |
| amdgpu_device_program_register_sequence(adev, |
| godavari_golden_registers, |
| ARRAY_SIZE(godavari_golden_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| kalindi_golden_common_registers, |
| ARRAY_SIZE(kalindi_golden_common_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| kalindi_golden_spm_registers, |
| ARRAY_SIZE(kalindi_golden_spm_registers)); |
| break; |
| case CHIP_KAVERI: |
| amdgpu_device_program_register_sequence(adev, |
| spectre_mgcg_cgcg_init, |
| ARRAY_SIZE(spectre_mgcg_cgcg_init)); |
| amdgpu_device_program_register_sequence(adev, |
| spectre_golden_registers, |
| ARRAY_SIZE(spectre_golden_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| spectre_golden_common_registers, |
| ARRAY_SIZE(spectre_golden_common_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| spectre_golden_spm_registers, |
| ARRAY_SIZE(spectre_golden_spm_registers)); |
| break; |
| case CHIP_HAWAII: |
| amdgpu_device_program_register_sequence(adev, |
| hawaii_mgcg_cgcg_init, |
| ARRAY_SIZE(hawaii_mgcg_cgcg_init)); |
| amdgpu_device_program_register_sequence(adev, |
| hawaii_golden_registers, |
| ARRAY_SIZE(hawaii_golden_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| hawaii_golden_common_registers, |
| ARRAY_SIZE(hawaii_golden_common_registers)); |
| amdgpu_device_program_register_sequence(adev, |
| hawaii_golden_spm_registers, |
| ARRAY_SIZE(hawaii_golden_spm_registers)); |
| break; |
| default: |
| break; |
| } |
| mutex_unlock(&adev->grbm_idx_mutex); |
| } |
| |
| /** |
| * cik_get_xclk - get the xclk |
| * |
| * @adev: amdgpu_device pointer |
| * |
| * Returns the reference clock used by the gfx engine |
| * (CIK). |
| */ |
| static u32 cik_get_xclk(struct amdgpu_device *adev) |
| { |
| u32 reference_clock = adev->clock.spll.reference_freq; |
| |
| if (adev->flags & AMD_IS_APU) { |
| if (RREG32_SMC(ixGENERAL_PWRMGT) & GENERAL_PWRMGT__GPU_COUNTER_CLK_MASK) |
| return reference_clock / 2; |
| } else { |
| if (RREG32_SMC(ixCG_CLKPIN_CNTL) & CG_CLKPIN_CNTL__XTALIN_DIVIDE_MASK) |
| return reference_clock / 4; |
| } |
| return reference_clock; |
| } |
| |
| /** |
| * cik_srbm_select - select specific register instances |
| * |
| * @adev: amdgpu_device pointer |
| * @me: selected ME (micro engine) |
| * @pipe: pipe |
| * @queue: queue |
| * @vmid: VMID |
| * |
| * Switches the currently active registers instances. Some |
| * registers are instanced per VMID, others are instanced per |
| * me/pipe/queue combination. |
| */ |
| void cik_srbm_select(struct amdgpu_device *adev, |
| u32 me, u32 pipe, u32 queue, u32 vmid) |
| { |
| u32 srbm_gfx_cntl = |
| (((pipe << SRBM_GFX_CNTL__PIPEID__SHIFT) & SRBM_GFX_CNTL__PIPEID_MASK)| |
| ((me << SRBM_GFX_CNTL__MEID__SHIFT) & SRBM_GFX_CNTL__MEID_MASK)| |
| ((vmid << SRBM_GFX_CNTL__VMID__SHIFT) & SRBM_GFX_CNTL__VMID_MASK)| |
| ((queue << SRBM_GFX_CNTL__QUEUEID__SHIFT) & SRBM_GFX_CNTL__QUEUEID_MASK)); |
| WREG32(mmSRBM_GFX_CNTL, srbm_gfx_cntl); |
| } |
| |
| static void cik_vga_set_state(struct amdgpu_device *adev, bool state) |
| { |
| uint32_t tmp; |
| |
| tmp = RREG32(mmCONFIG_CNTL); |
| if (!state) |
| tmp |= CONFIG_CNTL__VGA_DIS_MASK; |
| else |
| tmp &= ~CONFIG_CNTL__VGA_DIS_MASK; |
| WREG32(mmCONFIG_CNTL, tmp); |
| } |
| |
| static bool cik_read_disabled_bios(struct amdgpu_device *adev) |
| { |
| u32 bus_cntl; |
| u32 d1vga_control = 0; |
| u32 d2vga_control = 0; |
| u32 vga_render_control = 0; |
| u32 rom_cntl; |
| bool r; |
| |
| bus_cntl = RREG32(mmBUS_CNTL); |
| if (adev->mode_info.num_crtc) { |
| d1vga_control = RREG32(mmD1VGA_CONTROL); |
| d2vga_control = RREG32(mmD2VGA_CONTROL); |
| vga_render_control = RREG32(mmVGA_RENDER_CONTROL); |
| } |
| rom_cntl = RREG32_SMC(ixROM_CNTL); |
| |
| /* enable the rom */ |
| WREG32(mmBUS_CNTL, (bus_cntl & ~BUS_CNTL__BIOS_ROM_DIS_MASK)); |
| if (adev->mode_info.num_crtc) { |
| /* Disable VGA mode */ |
| WREG32(mmD1VGA_CONTROL, |
| (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | |
| D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK))); |
| WREG32(mmD2VGA_CONTROL, |
| (d2vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | |
| D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK))); |
| WREG32(mmVGA_RENDER_CONTROL, |
| (vga_render_control & ~VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK)); |
| } |
| WREG32_SMC(ixROM_CNTL, rom_cntl | ROM_CNTL__SCK_OVERWRITE_MASK); |
| |
| r = amdgpu_read_bios(adev); |
| |
| /* restore regs */ |
| WREG32(mmBUS_CNTL, bus_cntl); |
| if (adev->mode_info.num_crtc) { |
| WREG32(mmD1VGA_CONTROL, d1vga_control); |
| WREG32(mmD2VGA_CONTROL, d2vga_control); |
| WREG32(mmVGA_RENDER_CONTROL, vga_render_control); |
| } |
| WREG32_SMC(ixROM_CNTL, rom_cntl); |
| return r; |
| } |
| |
| static bool cik_read_bios_from_rom(struct amdgpu_device *adev, |
| u8 *bios, u32 length_bytes) |
| { |
| u32 *dw_ptr; |
| unsigned long flags; |
| u32 i, length_dw; |
| |
| if (bios == NULL) |
| return false; |
| if (length_bytes == 0) |
| return false; |
| /* APU vbios image is part of sbios image */ |
| if (adev->flags & AMD_IS_APU) |
| return false; |
| |
| dw_ptr = (u32 *)bios; |
| length_dw = ALIGN(length_bytes, 4) / 4; |
| /* take the smc lock since we are using the smc index */ |
| spin_lock_irqsave(&adev->smc_idx_lock, flags); |
| /* set rom index to 0 */ |
| WREG32(mmSMC_IND_INDEX_0, ixROM_INDEX); |
| WREG32(mmSMC_IND_DATA_0, 0); |
| /* set index to data for continous read */ |
| WREG32(mmSMC_IND_INDEX_0, ixROM_DATA); |
| for (i = 0; i < length_dw; i++) |
| dw_ptr[i] = RREG32(mmSMC_IND_DATA_0); |
| spin_unlock_irqrestore(&adev->smc_idx_lock, flags); |
| |
| return true; |
| } |
| |
| static const struct amdgpu_allowed_register_entry cik_allowed_read_registers[] = { |
| {mmGRBM_STATUS}, |
| {mmGRBM_STATUS2}, |
| {mmGRBM_STATUS_SE0}, |
| {mmGRBM_STATUS_SE1}, |
| {mmGRBM_STATUS_SE2}, |
| {mmGRBM_STATUS_SE3}, |
| {mmSRBM_STATUS}, |
| {mmSRBM_STATUS2}, |
| {mmSDMA0_STATUS_REG + SDMA0_REGISTER_OFFSET}, |
| {mmSDMA0_STATUS_REG + SDMA1_REGISTER_OFFSET}, |
| {mmCP_STAT}, |
| {mmCP_STALLED_STAT1}, |
| {mmCP_STALLED_STAT2}, |
| {mmCP_STALLED_STAT3}, |
| {mmCP_CPF_BUSY_STAT}, |
| {mmCP_CPF_STALLED_STAT1}, |
| {mmCP_CPF_STATUS}, |
| {mmCP_CPC_BUSY_STAT}, |
| {mmCP_CPC_STALLED_STAT1}, |
| {mmCP_CPC_STATUS}, |
| {mmGB_ADDR_CONFIG}, |
| {mmMC_ARB_RAMCFG}, |
| {mmGB_TILE_MODE0}, |
| {mmGB_TILE_MODE1}, |
| {mmGB_TILE_MODE2}, |
| {mmGB_TILE_MODE3}, |
| {mmGB_TILE_MODE4}, |
| {mmGB_TILE_MODE5}, |
| {mmGB_TILE_MODE6}, |
| {mmGB_TILE_MODE7}, |
| {mmGB_TILE_MODE8}, |
| {mmGB_TILE_MODE9}, |
| {mmGB_TILE_MODE10}, |
| {mmGB_TILE_MODE11}, |
| {mmGB_TILE_MODE12}, |
| {mmGB_TILE_MODE13}, |
| {mmGB_TILE_MODE14}, |
| {mmGB_TILE_MODE15}, |
| {mmGB_TILE_MODE16}, |
| {mmGB_TILE_MODE17}, |
| {mmGB_TILE_MODE18}, |
| {mmGB_TILE_MODE19}, |
| {mmGB_TILE_MODE20}, |
| {mmGB_TILE_MODE21}, |
| {mmGB_TILE_MODE22}, |
| {mmGB_TILE_MODE23}, |
| {mmGB_TILE_MODE24}, |
| {mmGB_TILE_MODE25}, |
| {mmGB_TILE_MODE26}, |
| {mmGB_TILE_MODE27}, |
| {mmGB_TILE_MODE28}, |
| {mmGB_TILE_MODE29}, |
| {mmGB_TILE_MODE30}, |
| {mmGB_TILE_MODE31}, |
| {mmGB_MACROTILE_MODE0}, |
| {mmGB_MACROTILE_MODE1}, |
| {mmGB_MACROTILE_MODE2}, |
| {mmGB_MACROTILE_MODE3}, |
| {mmGB_MACROTILE_MODE4}, |
| {mmGB_MACROTILE_MODE5}, |
| {mmGB_MACROTILE_MODE6}, |
| {mmGB_MACROTILE_MODE7}, |
| {mmGB_MACROTILE_MODE8}, |
| {mmGB_MACROTILE_MODE9}, |
| {mmGB_MACROTILE_MODE10}, |
| {mmGB_MACROTILE_MODE11}, |
| {mmGB_MACROTILE_MODE12}, |
| {mmGB_MACROTILE_MODE13}, |
| {mmGB_MACROTILE_MODE14}, |
| {mmGB_MACROTILE_MODE15}, |
| {mmCC_RB_BACKEND_DISABLE, true}, |
| {mmGC_USER_RB_BACKEND_DISABLE, true}, |
| {mmGB_BACKEND_MAP, false}, |
| {mmPA_SC_RASTER_CONFIG, true}, |
| {mmPA_SC_RASTER_CONFIG_1, true}, |
| }; |
| |
| |
| static uint32_t cik_get_register_value(struct amdgpu_device *adev, |
| bool indexed, u32 se_num, |
| u32 sh_num, u32 reg_offset) |
| { |
| if (indexed) { |
| uint32_t val; |
| unsigned se_idx = (se_num == 0xffffffff) ? 0 : se_num; |
| unsigned sh_idx = (sh_num == 0xffffffff) ? 0 : sh_num; |
| |
| switch (reg_offset) { |
| case mmCC_RB_BACKEND_DISABLE: |
| return adev->gfx.config.rb_config[se_idx][sh_idx].rb_backend_disable; |
| case mmGC_USER_RB_BACKEND_DISABLE: |
| return adev->gfx.config.rb_config[se_idx][sh_idx].user_rb_backend_disable; |
| case mmPA_SC_RASTER_CONFIG: |
| return adev->gfx.config.rb_config[se_idx][sh_idx].raster_config; |
| case mmPA_SC_RASTER_CONFIG_1: |
| return adev->gfx.config.rb_config[se_idx][sh_idx].raster_config_1; |
| } |
| |
| mutex_lock(&adev->grbm_idx_mutex); |
| if (se_num != 0xffffffff || sh_num != 0xffffffff) |
| amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff); |
| |
| val = RREG32(reg_offset); |
| |
| if (se_num != 0xffffffff || sh_num != 0xffffffff) |
| amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff); |
| mutex_unlock(&adev->grbm_idx_mutex); |
| return val; |
| } else { |
| unsigned idx; |
| |
| switch (reg_offset) { |
| case mmGB_ADDR_CONFIG: |
| return adev->gfx.config.gb_addr_config; |
| case mmMC_ARB_RAMCFG: |
| return adev->gfx.config.mc_arb_ramcfg; |
| case mmGB_TILE_MODE0: |
| case mmGB_TILE_MODE1: |
| case mmGB_TILE_MODE2: |
| case mmGB_TILE_MODE3: |
| case mmGB_TILE_MODE4: |
| case mmGB_TILE_MODE5: |
| case mmGB_TILE_MODE6: |
| case mmGB_TILE_MODE7: |
| case mmGB_TILE_MODE8: |
| case mmGB_TILE_MODE9: |
| case mmGB_TILE_MODE10: |
| case mmGB_TILE_MODE11: |
| case mmGB_TILE_MODE12: |
| case mmGB_TILE_MODE13: |
| case mmGB_TILE_MODE14: |
| case mmGB_TILE_MODE15: |
| case mmGB_TILE_MODE16: |
| case mmGB_TILE_MODE17: |
| case mmGB_TILE_MODE18: |
| case mmGB_TILE_MODE19: |
| case mmGB_TILE_MODE20: |
| case mmGB_TILE_MODE21: |
| case mmGB_TILE_MODE22: |
| case mmGB_TILE_MODE23: |
| case mmGB_TILE_MODE24: |
| case mmGB_TILE_MODE25: |
| case mmGB_TILE_MODE26: |
| case mmGB_TILE_MODE27: |
| case mmGB_TILE_MODE28: |
| case mmGB_TILE_MODE29: |
| case mmGB_TILE_MODE30: |
| case mmGB_TILE_MODE31: |
| idx = (reg_offset - mmGB_TILE_MODE0); |
| return adev->gfx.config.tile_mode_array[idx]; |
| case mmGB_MACROTILE_MODE0: |
| case mmGB_MACROTILE_MODE1: |
| case mmGB_MACROTILE_MODE2: |
| case mmGB_MACROTILE_MODE3: |
| case mmGB_MACROTILE_MODE4: |
| case mmGB_MACROTILE_MODE5: |
| case mmGB_MACROTILE_MODE6: |
| case mmGB_MACROTILE_MODE7: |
| case mmGB_MACROTILE_MODE8: |
| case mmGB_MACROTILE_MODE9: |
| case mmGB_MACROTILE_MODE10: |
| case mmGB_MACROTILE_MODE11: |
| case mmGB_MACROTILE_MODE12: |
| case mmGB_MACROTILE_MODE13: |
| case mmGB_MACROTILE_MODE14: |
| case mmGB_MACROTILE_MODE15: |
| idx = (reg_offset - mmGB_MACROTILE_MODE0); |
| return adev->gfx.config.macrotile_mode_array[idx]; |
| default: |
| return RREG32(reg_offset); |
| } |
| } |
| } |
| |
| static int cik_read_register(struct amdgpu_device *adev, u32 se_num, |
| u32 sh_num, u32 reg_offset, u32 *value) |
| { |
| uint32_t i; |
| |
| *value = 0; |
| for (i = 0; i < ARRAY_SIZE(cik_allowed_read_registers); i++) { |
| bool indexed = cik_allowed_read_registers[i].grbm_indexed; |
| |
| if (reg_offset != cik_allowed_read_registers[i].reg_offset) |
| continue; |
| |
| *value = cik_get_register_value(adev, indexed, se_num, sh_num, |
| reg_offset); |
| return 0; |
| } |
| return -EINVAL; |
| } |
| |
| struct kv_reset_save_regs { |
| u32 gmcon_reng_execute; |
| u32 gmcon_misc; |
| u32 gmcon_misc3; |
| }; |
| |
| static void kv_save_regs_for_reset(struct amdgpu_device *adev, |
| struct kv_reset_save_regs *save) |
| { |
| save->gmcon_reng_execute = RREG32(mmGMCON_RENG_EXECUTE); |
| save->gmcon_misc = RREG32(mmGMCON_MISC); |
| save->gmcon_misc3 = RREG32(mmGMCON_MISC3); |
| |
| WREG32(mmGMCON_RENG_EXECUTE, save->gmcon_reng_execute & |
| ~GMCON_RENG_EXECUTE__RENG_EXECUTE_ON_PWR_UP_MASK); |
| WREG32(mmGMCON_MISC, save->gmcon_misc & |
| ~(GMCON_MISC__RENG_EXECUTE_ON_REG_UPDATE_MASK | |
| GMCON_MISC__STCTRL_STUTTER_EN_MASK)); |
| } |
| |
| static void kv_restore_regs_for_reset(struct amdgpu_device *adev, |
| struct kv_reset_save_regs *save) |
| { |
| int i; |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0x200010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0x300010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x210000); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0xa00010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x21003); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0xb00010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x2b00); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0xc00010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0xd00010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x420000); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0x100010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x120202); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0x500010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x3e3e36); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0x600010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x373f3e); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0x700010ff); |
| |
| for (i = 0; i < 5; i++) |
| WREG32(mmGMCON_PGFSM_WRITE, 0); |
| |
| WREG32(mmGMCON_PGFSM_WRITE, 0x3e1332); |
| WREG32(mmGMCON_PGFSM_CONFIG, 0xe00010ff); |
| |
| WREG32(mmGMCON_MISC3, save->gmcon_misc3); |
| WREG32(mmGMCON_MISC, save->gmcon_misc); |
| WREG32(mmGMCON_RENG_EXECUTE, save->gmcon_reng_execute); |
| } |
| |
| static int cik_gpu_pci_config_reset(struct amdgpu_device *adev) |
| { |
| struct kv_reset_save_regs kv_save = { 0 }; |
| u32 i; |
| int r = -EINVAL; |
| |
| dev_info(adev->dev, "GPU pci config reset\n"); |
| |
| if (adev->flags & AMD_IS_APU) |
| kv_save_regs_for_reset(adev, &kv_save); |
| |
| /* disable BM */ |
| pci_clear_master(adev->pdev); |
| /* reset */ |
| amdgpu_device_pci_config_reset(adev); |
| |
| udelay(100); |
| |
| /* wait for asic to come out of reset */ |
| for (i = 0; i < adev->usec_timeout; i++) { |
| if (RREG32(mmCONFIG_MEMSIZE) != 0xffffffff) { |
| /* enable BM */ |
| pci_set_master(adev->pdev); |
| adev->has_hw_reset = true; |
| r = 0; |
| break; |
| } |
| udelay(1); |
| } |
| |
| /* does asic init need to be run first??? */ |
| if (adev->flags & AMD_IS_APU) |
| kv_restore_regs_for_reset(adev, &kv_save); |
| |
| return r; |
| } |
| |
| /** |
| * cik_asic_pci_config_reset - soft reset GPU |
| * |
| * @adev: amdgpu_device pointer |
| * |
| * Use PCI Config method to reset the GPU. |
| * |
| * Returns 0 for success. |
| */ |
| static int cik_asic_pci_config_reset(struct amdgpu_device *adev) |
| { |
| int r; |
| |
| amdgpu_atombios_scratch_regs_engine_hung(adev, true); |
| |
| r = cik_gpu_pci_config_reset(adev); |
| |
| amdgpu_atombios_scratch_regs_engine_hung(adev, false); |
| |
| return r; |
| } |
| |
| static bool cik_asic_supports_baco(struct amdgpu_device *adev) |
| { |
| switch (adev->asic_type) { |
| case CHIP_BONAIRE: |
| case CHIP_HAWAII: |
| return amdgpu_dpm_is_baco_supported(adev); |
| default: |
| return false; |
| } |
| } |
| |
| static enum amd_reset_method |
| cik_asic_reset_method(struct amdgpu_device *adev) |
| { |
| bool baco_reset; |
| |
| switch (adev->asic_type) { |
| case CHIP_BONAIRE: |
| case CHIP_HAWAII: |
| /* disable baco reset until it works */ |
| /* smu7_asic_get_baco_capability(adev, &baco_reset); */ |
| baco_reset = false; |
| break; |
| default: |
| baco_reset = false; |
| break; |
| } |
| |
| if (baco_reset) |
| return AMD_RESET_METHOD_BACO; |
| else |
| return AMD_RESET_METHOD_LEGACY; |
| } |
| |
| /** |
| * cik_asic_reset - soft reset GPU |
| * |
| * @adev: amdgpu_device pointer |
| * |
| * Look up which blocks are hung and attempt |
| * to reset them. |
| * Returns 0 for success. |
| */ |
| static int cik_asic_reset(struct amdgpu_device *adev) |
| { |
| int r; |
| |
| if (cik_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) { |
| if (!adev->in_suspend) |
| amdgpu_inc_vram_lost(adev); |
| r = amdgpu_dpm_baco_reset(adev); |
| } else { |
| r = cik_asic_pci_config_reset(adev); |
| } |
| |
| return r; |
| } |
| |
| static u32 cik_get_config_memsize(struct amdgpu_device *adev) |
| { |
| return RREG32(mmCONFIG_MEMSIZE); |
| } |
| |
| static int cik_set_uvd_clock(struct amdgpu_device *adev, u32 clock, |
| u32 cntl_reg, u32 status_reg) |
| { |
| int r, i; |
| struct atom_clock_dividers dividers; |
| uint32_t tmp; |
| |
| r = amdgpu_atombios_get_clock_dividers(adev, |
| COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK, |
| clock, false, ÷rs); |
| if (r) |
| return r; |
| |
| tmp = RREG32_SMC(cntl_reg); |
| tmp &= ~(CG_DCLK_CNTL__DCLK_DIR_CNTL_EN_MASK | |
| CG_DCLK_CNTL__DCLK_DIVIDER_MASK); |
| tmp |= dividers.post_divider; |
| WREG32_SMC(cntl_reg, tmp); |
| |
| for (i = 0; i < 100; i++) { |
| if (RREG32_SMC(status_reg) & CG_DCLK_STATUS__DCLK_STATUS_MASK) |
| break; |
| mdelay(10); |
| } |
| if (i == 100) |
| return -ETIMEDOUT; |
| |
| return 0; |
| } |
| |
| static int cik_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk) |
| { |
| int r = 0; |
| |
| r = cik_set_uvd_clock(adev, vclk, ixCG_VCLK_CNTL, ixCG_VCLK_STATUS); |
| if (r) |
| return r; |
| |
| r = cik_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS); |
| return r; |
| } |
| |
| static int cik_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk) |
| { |
| int r, i; |
| struct atom_clock_dividers dividers; |
| u32 tmp; |
| |
| r = amdgpu_atombios_get_clock_dividers(adev, |
| COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK, |
| ecclk, false, ÷rs); |
| if (r) |
| return r; |
| |
| for (i = 0; i < 100; i++) { |
| if (RREG32_SMC(ixCG_ECLK_STATUS) & CG_ECLK_STATUS__ECLK_STATUS_MASK) |
| break; |
| mdelay(10); |
| } |
| if (i == 100) |
| return -ETIMEDOUT; |
| |
| tmp = RREG32_SMC(ixCG_ECLK_CNTL); |
| tmp &= ~(CG_ECLK_CNTL__ECLK_DIR_CNTL_EN_MASK | |
| CG_ECLK_CNTL__ECLK_DIVIDER_MASK); |
| tmp |= dividers.post_divider; |
| WREG32_SMC(ixCG_ECLK_CNTL, tmp); |
| |
| for (i = 0; i < 100; i++) { |
| if (RREG32_SMC(ixCG_ECLK_STATUS) & CG_ECLK_STATUS__ECLK_STATUS_MASK) |
| break; |
| mdelay(10); |
| } |
| if (i == 100) |
| return -ETIMEDOUT; |
| |
| return 0; |
| } |
| |
| static void cik_pcie_gen3_enable(struct amdgpu_device *adev) |
| { |
| struct pci_dev *root = adev->pdev->bus->self; |
| u32 speed_cntl, current_data_rate; |
| int i; |
| u16 tmp16; |
| |
| if (pci_is_root_bus(adev->pdev->bus)) |
| return; |
| |
| if (amdgpu_pcie_gen2 == 0) |
| return; |
| |
| if (adev->flags & AMD_IS_APU) |
| return; |
| |
| if (!(adev->pm.pcie_gen_mask & (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 | |
| CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3))) |
| return; |
| |
| speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); |
| current_data_rate = (speed_cntl & PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK) >> |
| PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT; |
| if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3) { |
| if (current_data_rate == 2) { |
| DRM_INFO("PCIE gen 3 link speeds already enabled\n"); |
| return; |
| } |
| DRM_INFO("enabling PCIE gen 3 link speeds, disable with amdgpu.pcie_gen2=0\n"); |
| } else if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2) { |
| if (current_data_rate == 1) { |
| DRM_INFO("PCIE gen 2 link speeds already enabled\n"); |
| return; |
| } |
| DRM_INFO("enabling PCIE gen 2 link speeds, disable with amdgpu.pcie_gen2=0\n"); |
| } |
| |
| if (!pci_is_pcie(root) || !pci_is_pcie(adev->pdev)) |
| return; |
| |
| if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3) { |
| /* re-try equalization if gen3 is not already enabled */ |
| if (current_data_rate != 2) { |
| u16 bridge_cfg, gpu_cfg; |
| u16 bridge_cfg2, gpu_cfg2; |
| u32 max_lw, current_lw, tmp; |
| |
| pcie_capability_read_word(root, PCI_EXP_LNKCTL, |
| &bridge_cfg); |
| pcie_capability_read_word(adev->pdev, PCI_EXP_LNKCTL, |
| &gpu_cfg); |
| |
| tmp16 = bridge_cfg | PCI_EXP_LNKCTL_HAWD; |
| pcie_capability_write_word(root, PCI_EXP_LNKCTL, tmp16); |
| |
| tmp16 = gpu_cfg | PCI_EXP_LNKCTL_HAWD; |
| pcie_capability_write_word(adev->pdev, PCI_EXP_LNKCTL, |
| tmp16); |
| |
| tmp = RREG32_PCIE(ixPCIE_LC_STATUS1); |
| max_lw = (tmp & PCIE_LC_STATUS1__LC_DETECTED_LINK_WIDTH_MASK) >> |
| PCIE_LC_STATUS1__LC_DETECTED_LINK_WIDTH__SHIFT; |
| current_lw = (tmp & PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH_MASK) |
| >> PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH__SHIFT; |
| |
| if (current_lw < max_lw) { |
| tmp = RREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL); |
| if (tmp & PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT_MASK) { |
| tmp &= ~(PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_MASK | |
| PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS_MASK); |
| tmp |= (max_lw << |
| PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH__SHIFT); |
| tmp |= PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT_MASK | |
| PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN_MASK | |
| PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW_MASK; |
| WREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL, tmp); |
| } |
| } |
| |
| for (i = 0; i < 10; i++) { |
| /* check status */ |
| pcie_capability_read_word(adev->pdev, |
| PCI_EXP_DEVSTA, |
| &tmp16); |
| if (tmp16 & PCI_EXP_DEVSTA_TRPND) |
| break; |
| |
| pcie_capability_read_word(root, PCI_EXP_LNKCTL, |
| &bridge_cfg); |
| pcie_capability_read_word(adev->pdev, |
| PCI_EXP_LNKCTL, |
| &gpu_cfg); |
| |
| pcie_capability_read_word(root, PCI_EXP_LNKCTL2, |
| &bridge_cfg2); |
| pcie_capability_read_word(adev->pdev, |
| PCI_EXP_LNKCTL2, |
| &gpu_cfg2); |
| |
| tmp = RREG32_PCIE(ixPCIE_LC_CNTL4); |
| tmp |= PCIE_LC_CNTL4__LC_SET_QUIESCE_MASK; |
| WREG32_PCIE(ixPCIE_LC_CNTL4, tmp); |
| |
| tmp = RREG32_PCIE(ixPCIE_LC_CNTL4); |
| tmp |= PCIE_LC_CNTL4__LC_REDO_EQ_MASK; |
| WREG32_PCIE(ixPCIE_LC_CNTL4, tmp); |
| |
| msleep(100); |
| |
| /* linkctl */ |
| pcie_capability_read_word(root, PCI_EXP_LNKCTL, |
| &tmp16); |
| tmp16 &= ~PCI_EXP_LNKCTL_HAWD; |
| tmp16 |= (bridge_cfg & PCI_EXP_LNKCTL_HAWD); |
| pcie_capability_write_word(root, PCI_EXP_LNKCTL, |
| tmp16); |
| |
| pcie_capability_read_word(adev->pdev, |
| PCI_EXP_LNKCTL, |
| &tmp16); |
| tmp16 &= ~PCI_EXP_LNKCTL_HAWD; |
| tmp16 |= (gpu_cfg & PCI_EXP_LNKCTL_HAWD); |
| pcie_capability_write_word(adev->pdev, |
| PCI_EXP_LNKCTL, |
| tmp16); |
| |
| /* linkctl2 */ |
| pcie_capability_read_word(root, PCI_EXP_LNKCTL2, |
| &tmp16); |
| tmp16 &= ~(PCI_EXP_LNKCTL2_ENTER_COMP | |
| PCI_EXP_LNKCTL2_TX_MARGIN); |
| tmp16 |= (bridge_cfg2 & |
| (PCI_EXP_LNKCTL2_ENTER_COMP | |
| PCI_EXP_LNKCTL2_TX_MARGIN)); |
| pcie_capability_write_word(root, |
| PCI_EXP_LNKCTL2, |
| tmp16); |
| |
| pcie_capability_read_word(adev->pdev, |
| PCI_EXP_LNKCTL2, |
| &tmp16); |
| tmp16 &= ~(PCI_EXP_LNKCTL2_ENTER_COMP | |
| PCI_EXP_LNKCTL2_TX_MARGIN); |
| tmp16 |= (gpu_cfg2 & |
| (PCI_EXP_LNKCTL2_ENTER_COMP | |
| PCI_EXP_LNKCTL2_TX_MARGIN)); |
| pcie_capability_write_word(adev->pdev, |
| PCI_EXP_LNKCTL2, |
| tmp16); |
| |
| tmp = RREG32_PCIE(ixPCIE_LC_CNTL4); |
| tmp &= ~PCIE_LC_CNTL4__LC_SET_QUIESCE_MASK; |
| WREG32_PCIE(ixPCIE_LC_CNTL4, tmp); |
| } |
| } |
| } |
| |
| /* set the link speed */ |
| speed_cntl |= PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK | |
| PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK; |
| speed_cntl &= ~PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK; |
| WREG32_PCIE(ixPCIE_LC_SPEED_CNTL, speed_cntl); |
| |
| pcie_capability_read_word(adev->pdev, PCI_EXP_LNKCTL2, &tmp16); |
| tmp16 &= ~PCI_EXP_LNKCTL2_TLS; |
| |
| if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3) |
| tmp16 |= PCI_EXP_LNKCTL2_TLS_8_0GT; /* gen3 */ |
| else if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2) |
| tmp16 |= PCI_EXP_LNKCTL2_TLS_5_0GT; /* gen2 */ |
| else |
| tmp16 |= PCI_EXP_LNKCTL2_TLS_2_5GT; /* gen1 */ |
| pcie_capability_write_word(adev->pdev, PCI_EXP_LNKCTL2, tmp16); |
| |
| speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); |
| speed_cntl |= PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK; |
| WREG32_PCIE(ixPCIE_LC_SPEED_CNTL, speed_cntl); |
| |
| for (i = 0; i < adev->usec_timeout; i++) { |
| speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); |
| if ((speed_cntl & PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK) == 0) |
| break; |
| udelay(1); |
| } |
| } |
| |
| static void cik_program_aspm(struct amdgpu_device *adev) |
| { |
| u32 data, orig; |
| bool disable_l0s = false, disable_l1 = false, disable_plloff_in_l1 = false; |
| bool disable_clkreq = false; |
| |
| if (amdgpu_aspm == 0) |
| return; |
| |
| if (pci_is_root_bus(adev->pdev->bus)) |
| return; |
| |
| /* XXX double check APUs */ |
| if (adev->flags & AMD_IS_APU) |
| return; |
| |
| orig = data = RREG32_PCIE(ixPCIE_LC_N_FTS_CNTL); |
| data &= ~PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_MASK; |
| data |= (0x24 << PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS__SHIFT) | |
| PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN_MASK; |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_LC_N_FTS_CNTL, data); |
| |
| orig = data = RREG32_PCIE(ixPCIE_LC_CNTL3); |
| data |= PCIE_LC_CNTL3__LC_GO_TO_RECOVERY_MASK; |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_LC_CNTL3, data); |
| |
| orig = data = RREG32_PCIE(ixPCIE_P_CNTL); |
| data |= PCIE_P_CNTL__P_IGNORE_EDB_ERR_MASK; |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_P_CNTL, data); |
| |
| orig = data = RREG32_PCIE(ixPCIE_LC_CNTL); |
| data &= ~(PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK | |
| PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK); |
| data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; |
| if (!disable_l0s) |
| data |= (7 << PCIE_LC_CNTL__LC_L0S_INACTIVITY__SHIFT); |
| |
| if (!disable_l1) { |
| data |= (7 << PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT); |
| data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_LC_CNTL, data); |
| |
| if (!disable_plloff_in_l1) { |
| bool clk_req_support; |
| |
| orig = data = RREG32_PCIE(ixPB0_PIF_PWRDOWN_0); |
| data &= ~(PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0_MASK | |
| PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0_MASK); |
| data |= (7 << PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0__SHIFT) | |
| (7 << PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0__SHIFT); |
| if (orig != data) |
| WREG32_PCIE(ixPB0_PIF_PWRDOWN_0, data); |
| |
| orig = data = RREG32_PCIE(ixPB0_PIF_PWRDOWN_1); |
| data &= ~(PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1_MASK | |
| PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1_MASK); |
| data |= (7 << PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1__SHIFT) | |
| (7 << PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1__SHIFT); |
| if (orig != data) |
| WREG32_PCIE(ixPB0_PIF_PWRDOWN_1, data); |
| |
| orig = data = RREG32_PCIE(ixPB1_PIF_PWRDOWN_0); |
| data &= ~(PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0_MASK | |
| PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0_MASK); |
| data |= (7 << PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0__SHIFT) | |
| (7 << PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0__SHIFT); |
| if (orig != data) |
| WREG32_PCIE(ixPB1_PIF_PWRDOWN_0, data); |
| |
| orig = data = RREG32_PCIE(ixPB1_PIF_PWRDOWN_1); |
| data &= ~(PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1_MASK | |
| PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1_MASK); |
| data |= (7 << PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1__SHIFT) | |
| (7 << PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1__SHIFT); |
| if (orig != data) |
| WREG32_PCIE(ixPB1_PIF_PWRDOWN_1, data); |
| |
| orig = data = RREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL); |
| data &= ~PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE_MASK; |
| data |= ~(3 << PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE__SHIFT); |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL, data); |
| |
| if (!disable_clkreq) { |
| struct pci_dev *root = adev->pdev->bus->self; |
| u32 lnkcap; |
| |
| clk_req_support = false; |
| pcie_capability_read_dword(root, PCI_EXP_LNKCAP, &lnkcap); |
| if (lnkcap & PCI_EXP_LNKCAP_CLKPM) |
| clk_req_support = true; |
| } else { |
| clk_req_support = false; |
| } |
| |
| if (clk_req_support) { |
| orig = data = RREG32_PCIE(ixPCIE_LC_CNTL2); |
| data |= PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK | |
| PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK; |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_LC_CNTL2, data); |
| |
| orig = data = RREG32_SMC(ixTHM_CLK_CNTL); |
| data &= ~(THM_CLK_CNTL__CMON_CLK_SEL_MASK | |
| THM_CLK_CNTL__TMON_CLK_SEL_MASK); |
| data |= (1 << THM_CLK_CNTL__CMON_CLK_SEL__SHIFT) | |
| (1 << THM_CLK_CNTL__TMON_CLK_SEL__SHIFT); |
| if (orig != data) |
| WREG32_SMC(ixTHM_CLK_CNTL, data); |
| |
| orig = data = RREG32_SMC(ixMISC_CLK_CTRL); |
| data &= ~(MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK | |
| MISC_CLK_CTRL__ZCLK_SEL_MASK); |
| data |= (1 << MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT) | |
| (1 << MISC_CLK_CTRL__ZCLK_SEL__SHIFT); |
| if (orig != data) |
| WREG32_SMC(ixMISC_CLK_CTRL, data); |
| |
| orig = data = RREG32_SMC(ixCG_CLKPIN_CNTL); |
| data &= ~CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK; |
| if (orig != data) |
| WREG32_SMC(ixCG_CLKPIN_CNTL, data); |
| |
| orig = data = RREG32_SMC(ixCG_CLKPIN_CNTL_2); |
| data &= ~CG_CLKPIN_CNTL_2__FORCE_BIF_REFCLK_EN_MASK; |
| if (orig != data) |
| WREG32_SMC(ixCG_CLKPIN_CNTL_2, data); |
| |
| orig = data = RREG32_SMC(ixMPLL_BYPASSCLK_SEL); |
| data &= ~MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL_MASK; |
| data |= (4 << MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL__SHIFT); |
| if (orig != data) |
| WREG32_SMC(ixMPLL_BYPASSCLK_SEL, data); |
| } |
| } |
| } else { |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_LC_CNTL, data); |
| } |
| |
| orig = data = RREG32_PCIE(ixPCIE_CNTL2); |
| data |= PCIE_CNTL2__SLV_MEM_LS_EN_MASK | |
| PCIE_CNTL2__MST_MEM_LS_EN_MASK | |
| PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK; |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_CNTL2, data); |
| |
| if (!disable_l0s) { |
| data = RREG32_PCIE(ixPCIE_LC_N_FTS_CNTL); |
| if ((data & PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK) == |
| PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK) { |
| data = RREG32_PCIE(ixPCIE_LC_STATUS1); |
| if ((data & PCIE_LC_STATUS1__LC_REVERSE_XMIT_MASK) && |
| (data & PCIE_LC_STATUS1__LC_REVERSE_RCVR_MASK)) { |
| orig = data = RREG32_PCIE(ixPCIE_LC_CNTL); |
| data &= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK; |
| if (orig != data) |
| WREG32_PCIE(ixPCIE_LC_CNTL, data); |
| } |
| } |
| } |
| } |
| |
| static uint32_t cik_get_rev_id(struct amdgpu_device *adev) |
| { |
| return (RREG32(mmCC_DRM_ID_STRAPS) & CC_DRM_ID_STRAPS__ATI_REV_ID_MASK) |
| >> CC_DRM_ID_STRAPS__ATI_REV_ID__SHIFT; |
| } |
| |
| static void cik_detect_hw_virtualization(struct amdgpu_device *adev) |
| { |
| if (is_virtual_machine()) /* passthrough mode */ |
| adev->virt.caps |= AMDGPU_PASSTHROUGH_MODE; |
| } |
| |
| static void cik_flush_hdp(struct amdgpu_device *adev, struct amdgpu_ring *ring) |
| { |
| if (!ring || !ring->funcs->emit_wreg) { |
| WREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1); |
| RREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL); |
| } else { |
| amdgpu_ring_emit_wreg(ring, mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1); |
| } |
| } |
| |
| static void cik_invalidate_hdp(struct amdgpu_device *adev, |
| struct amdgpu_ring *ring) |
| { |
| if (!ring || !ring->funcs->emit_wreg) { |
| WREG32(mmHDP_DEBUG0, 1); |
| RREG32(mmHDP_DEBUG0); |
| } else { |
| amdgpu_ring_emit_wreg(ring, mmHDP_DEBUG0, 1); |
| } |
| } |
| |
| static bool cik_need_full_reset(struct amdgpu_device *adev) |
| { |
| /* change this when we support soft reset */ |
| return true; |
| } |
| |
| static void cik_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0, |
| uint64_t *count1) |
| { |
| uint32_t perfctr = 0; |
| uint64_t cnt0_of, cnt1_of; |
| int tmp; |
| |
| /* This reports 0 on APUs, so return to avoid writing/reading registers |
| * that may or may not be different from their GPU counterparts |
| */ |
| if (adev->flags & AMD_IS_APU) |
| return; |
| |
| /* Set the 2 events that we wish to watch, defined above */ |
| /* Reg 40 is # received msgs, Reg 104 is # of posted requests sent */ |
| perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT0_SEL, 40); |
| perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT1_SEL, 104); |
| |
| /* Write to enable desired perf counters */ |
| WREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK, perfctr); |
| /* Zero out and enable the perf counters |
| * Write 0x5: |
| * Bit 0 = Start all counters(1) |
| * Bit 2 = Global counter reset enable(1) |
| */ |
| WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000005); |
| |
| msleep(1000); |
| |
| /* Load the shadow and disable the perf counters |
| * Write 0x2: |
| * Bit 0 = Stop counters(0) |
| * Bit 1 = Load the shadow counters(1) |
| */ |
| WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000002); |
| |
| /* Read register values to get any >32bit overflow */ |
| tmp = RREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK); |
| cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER0_UPPER); |
| cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER1_UPPER); |
| |
| /* Get the values and add the overflow */ |
| *count0 = RREG32_PCIE(ixPCIE_PERF_COUNT0_TXCLK) | (cnt0_of << 32); |
| *count1 = RREG32_PCIE(ixPCIE_PERF_COUNT1_TXCLK) | (cnt1_of << 32); |
| } |
| |
| static bool cik_need_reset_on_init(struct amdgpu_device *adev) |
| { |
| u32 clock_cntl, pc; |
| |
| if (adev->flags & AMD_IS_APU) |
| return false; |
| |
| /* check if the SMC is already running */ |
| clock_cntl = RREG32_SMC(ixSMC_SYSCON_CLOCK_CNTL_0); |
| pc = RREG32_SMC(ixSMC_PC_C); |
| if ((0 == REG_GET_FIELD(clock_cntl, SMC_SYSCON_CLOCK_CNTL_0, ck_disable)) && |
| (0x20100 <= pc)) |
| return true; |
| |
| return false; |
| } |
| |
| static uint64_t cik_get_pcie_replay_count(struct amdgpu_device *adev) |
| { |
| uint64_t nak_r, nak_g; |
| |
| /* Get the number of NAKs received and generated */ |
| nak_r = RREG32_PCIE(ixPCIE_RX_NUM_NAK); |
| nak_g = RREG32_PCIE(ixPCIE_RX_NUM_NAK_GENERATED); |
| |
| /* Add the total number of NAKs, i.e the number of replays */ |
| return (nak_r + nak_g); |
| } |
| |
| static const struct amdgpu_asic_funcs cik_asic_funcs = |
| { |
| .read_disabled_bios = &cik_read_disabled_bios, |
| .read_bios_from_rom = &cik_read_bios_from_rom, |
| .read_register = &cik_read_register, |
| .reset = &cik_asic_reset, |
| .reset_method = &cik_asic_reset_method, |
| .set_vga_state = &cik_vga_set_state, |
| .get_xclk = &cik_get_xclk, |
| .set_uvd_clocks = &cik_set_uvd_clocks, |
| .set_vce_clocks = &cik_set_vce_clocks, |
| .get_config_memsize = &cik_get_config_memsize, |
| .flush_hdp = &cik_flush_hdp, |
| .invalidate_hdp = &cik_invalidate_hdp, |
| .need_full_reset = &cik_need_full_reset, |
| .init_doorbell_index = &legacy_doorbell_index_init, |
| .get_pcie_usage = &cik_get_pcie_usage, |
| .need_reset_on_init = &cik_need_reset_on_init, |
| .get_pcie_replay_count = &cik_get_pcie_replay_count, |
| .supports_baco = &cik_asic_supports_baco, |
| }; |
| |
| static int cik_common_early_init(void *handle) |
| { |
| struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
| |
| adev->smc_rreg = &cik_smc_rreg; |
| adev->smc_wreg = &cik_smc_wreg; |
| adev->pcie_rreg = &cik_pcie_rreg; |
| adev->pcie_wreg = &cik_pcie_wreg; |
| adev->uvd_ctx_rreg = &cik_uvd_ctx_rreg; |
| adev->uvd_ctx_wreg = &cik_uvd_ctx_wreg; |
| adev->didt_rreg = &cik_didt_rreg; |
| adev->didt_wreg = &cik_didt_wreg; |
| |
| adev->asic_funcs = &cik_asic_funcs; |
| |
| adev->rev_id = cik_get_rev_id(adev); |
| adev->external_rev_id = 0xFF; |
| switch (adev->asic_type) { |
| case CHIP_BONAIRE: |
| adev->cg_flags = |
| AMD_CG_SUPPORT_GFX_MGCG | |
| AMD_CG_SUPPORT_GFX_MGLS | |
| /*AMD_CG_SUPPORT_GFX_CGCG |*/ |
| AMD_CG_SUPPORT_GFX_CGLS | |
| AMD_CG_SUPPORT_GFX_CGTS | |
| AMD_CG_SUPPORT_GFX_CGTS_LS | |
| AMD_CG_SUPPORT_GFX_CP_LS | |
| AMD_CG_SUPPORT_MC_LS | |
| AMD_CG_SUPPORT_MC_MGCG | |
| AMD_CG_SUPPORT_SDMA_MGCG | |
| AMD_CG_SUPPORT_SDMA_LS | |
| AMD_CG_SUPPORT_BIF_LS | |
| AMD_CG_SUPPORT_VCE_MGCG | |
| AMD_CG_SUPPORT_UVD_MGCG | |
| AMD_CG_SUPPORT_HDP_LS | |
| AMD_CG_SUPPORT_HDP_MGCG; |
| adev->pg_flags = 0; |
| adev->external_rev_id = adev->rev_id + 0x14; |
| break; |
| case CHIP_HAWAII: |
| adev->cg_flags = |
| AMD_CG_SUPPORT_GFX_MGCG | |
| AMD_CG_SUPPORT_GFX_MGLS | |
| /*AMD_CG_SUPPORT_GFX_CGCG |*/ |
| AMD_CG_SUPPORT_GFX_CGLS | |
| AMD_CG_SUPPORT_GFX_CGTS | |
| AMD_CG_SUPPORT_GFX_CP_LS | |
| AMD_CG_SUPPORT_MC_LS | |
| AMD_CG_SUPPORT_MC_MGCG | |
| AMD_CG_SUPPORT_SDMA_MGCG | |
| AMD_CG_SUPPORT_SDMA_LS | |
| AMD_CG_SUPPORT_BIF_LS | |
| AMD_CG_SUPPORT_VCE_MGCG | |
| AMD_CG_SUPPORT_UVD_MGCG | |
| AMD_CG_SUPPORT_HDP_LS | |
| AMD_CG_SUPPORT_HDP_MGCG; |
| adev->pg_flags = 0; |
| adev->external_rev_id = 0x28; |
| break; |
| case CHIP_KAVERI: |
| adev->cg_flags = |
| AMD_CG_SUPPORT_GFX_MGCG | |
| AMD_CG_SUPPORT_GFX_MGLS | |
| /*AMD_CG_SUPPORT_GFX_CGCG |*/ |
| AMD_CG_SUPPORT_GFX_CGLS | |
| AMD_CG_SUPPORT_GFX_CGTS | |
| AMD_CG_SUPPORT_GFX_CGTS_LS | |
| AMD_CG_SUPPORT_GFX_CP_LS | |
| AMD_CG_SUPPORT_SDMA_MGCG | |
| AMD_CG_SUPPORT_SDMA_LS | |
| AMD_CG_SUPPORT_BIF_LS | |
| AMD_CG_SUPPORT_VCE_MGCG | |
| AMD_CG_SUPPORT_UVD_MGCG | |
| AMD_CG_SUPPORT_HDP_LS | |
| AMD_CG_SUPPORT_HDP_MGCG; |
| adev->pg_flags = |
| /*AMD_PG_SUPPORT_GFX_PG | |
| AMD_PG_SUPPORT_GFX_SMG | |
| AMD_PG_SUPPORT_GFX_DMG |*/ |
| AMD_PG_SUPPORT_UVD | |
| AMD_PG_SUPPORT_VCE | |
| /* AMD_PG_SUPPORT_CP | |
| AMD_PG_SUPPORT_GDS | |
| AMD_PG_SUPPORT_RLC_SMU_HS | |
| AMD_PG_SUPPORT_ACP | |
| AMD_PG_SUPPORT_SAMU |*/ |
| 0; |
| if (adev->pdev->device == 0x1312 || |
| adev->pdev->device == 0x1316 || |
| adev->pdev->device == 0x1317) |
| adev->external_rev_id = 0x41; |
| else |
| adev->external_rev_id = 0x1; |
| break; |
| case CHIP_KABINI: |
| case CHIP_MULLINS: |
| adev->cg_flags = |
| AMD_CG_SUPPORT_GFX_MGCG | |
| AMD_CG_SUPPORT_GFX_MGLS | |
| /*AMD_CG_SUPPORT_GFX_CGCG |*/ |
| AMD_CG_SUPPORT_GFX_CGLS | |
| AMD_CG_SUPPORT_GFX_CGTS | |
| AMD_CG_SUPPORT_GFX_CGTS_LS | |
| AMD_CG_SUPPORT_GFX_CP_LS | |
| AMD_CG_SUPPORT_SDMA_MGCG | |
| AMD_CG_SUPPORT_SDMA_LS | |
| AMD_CG_SUPPORT_BIF_LS | |
| AMD_CG_SUPPORT_VCE_MGCG | |
| AMD_CG_SUPPORT_UVD_MGCG | |
| AMD_CG_SUPPORT_HDP_LS | |
| AMD_CG_SUPPORT_HDP_MGCG; |
| adev->pg_flags = |
| /*AMD_PG_SUPPORT_GFX_PG | |
| AMD_PG_SUPPORT_GFX_SMG | */ |
| AMD_PG_SUPPORT_UVD | |
| /*AMD_PG_SUPPORT_VCE | |
| AMD_PG_SUPPORT_CP | |
| AMD_PG_SUPPORT_GDS | |
| AMD_PG_SUPPORT_RLC_SMU_HS | |
| AMD_PG_SUPPORT_SAMU |*/ |
| 0; |
| if (adev->asic_type == CHIP_KABINI) { |
| if (adev->rev_id == 0) |
| adev->external_rev_id = 0x81; |
| else if (adev->rev_id == 1) |
| adev->external_rev_id = 0x82; |
| else if (adev->rev_id == 2) |
| adev->external_rev_id = 0x85; |
| } else |
| adev->external_rev_id = adev->rev_id + 0xa1; |
| break; |
| default: |
| /* FIXME: not supported yet */ |
| return -EINVAL; |
| } |
| |
| return 0; |
| } |
| |
| static int cik_common_sw_init(void *handle) |
| { |
| return 0; |
| } |
| |
| static int cik_common_sw_fini(void *handle) |
| { |
| return 0; |
| } |
| |
| static int cik_common_hw_init(void *handle) |
| { |
| struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
| |
| /* move the golden regs per IP block */ |
| cik_init_golden_registers(adev); |
| /* enable pcie gen2/3 link */ |
| cik_pcie_gen3_enable(adev); |
| /* enable aspm */ |
| cik_program_aspm(adev); |
| |
| return 0; |
| } |
| |
| static int cik_common_hw_fini(void *handle) |
| { |
| return 0; |
| } |
| |
| static int cik_common_suspend(void *handle) |
| { |
| struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
| |
| return cik_common_hw_fini(adev); |
| } |
| |
| static int cik_common_resume(void *handle) |
| { |
| struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
| |
| return cik_common_hw_init(adev); |
| } |
| |
| static bool cik_common_is_idle(void *handle) |
| { |
| return true; |
| } |
| |
| static int cik_common_wait_for_idle(void *handle) |
| { |
| return 0; |
| } |
| |
| static int cik_common_soft_reset(void *handle) |
| { |
| /* XXX hard reset?? */ |
| return 0; |
| } |
| |
| static int cik_common_set_clockgating_state(void *handle, |
| enum amd_clockgating_state state) |
| { |
| return 0; |
| } |
| |
| static int cik_common_set_powergating_state(void *handle, |
| enum amd_powergating_state state) |
| { |
| return 0; |
| } |
| |
| static const struct amd_ip_funcs cik_common_ip_funcs = { |
| .name = "cik_common", |
| .early_init = cik_common_early_init, |
| .late_init = NULL, |
| .sw_init = cik_common_sw_init, |
| .sw_fini = cik_common_sw_fini, |
| .hw_init = cik_common_hw_init, |
| .hw_fini = cik_common_hw_fini, |
| .suspend = cik_common_suspend, |
| .resume = cik_common_resume, |
| .is_idle = cik_common_is_idle, |
| .wait_for_idle = cik_common_wait_for_idle, |
| .soft_reset = cik_common_soft_reset, |
| .set_clockgating_state = cik_common_set_clockgating_state, |
| .set_powergating_state = cik_common_set_powergating_state, |
| }; |
| |
| static const struct amdgpu_ip_block_version cik_common_ip_block = |
| { |
| .type = AMD_IP_BLOCK_TYPE_COMMON, |
| .major = 1, |
| .minor = 0, |
| .rev = 0, |
| .funcs = &cik_common_ip_funcs, |
| }; |
| |
| int cik_set_ip_blocks(struct amdgpu_device *adev) |
| { |
| cik_detect_hw_virtualization(adev); |
| |
| switch (adev->asic_type) { |
| case CHIP_BONAIRE: |
| amdgpu_device_ip_block_add(adev, &cik_common_ip_block); |
| amdgpu_device_ip_block_add(adev, &gmc_v7_0_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_ih_ip_block); |
| amdgpu_device_ip_block_add(adev, &gfx_v7_2_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_sdma_ip_block); |
| amdgpu_device_ip_block_add(adev, &pp_smu_ip_block); |
| if (adev->enable_virtual_display) |
| amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block); |
| #if defined(CONFIG_DRM_AMD_DC) |
| else if (amdgpu_device_has_dc_support(adev)) |
| amdgpu_device_ip_block_add(adev, &dm_ip_block); |
| #endif |
| else |
| amdgpu_device_ip_block_add(adev, &dce_v8_2_ip_block); |
| amdgpu_device_ip_block_add(adev, &uvd_v4_2_ip_block); |
| amdgpu_device_ip_block_add(adev, &vce_v2_0_ip_block); |
| break; |
| case CHIP_HAWAII: |
| amdgpu_device_ip_block_add(adev, &cik_common_ip_block); |
| amdgpu_device_ip_block_add(adev, &gmc_v7_0_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_ih_ip_block); |
| amdgpu_device_ip_block_add(adev, &gfx_v7_3_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_sdma_ip_block); |
| amdgpu_device_ip_block_add(adev, &pp_smu_ip_block); |
| if (adev->enable_virtual_display) |
| amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block); |
| #if defined(CONFIG_DRM_AMD_DC) |
| else if (amdgpu_device_has_dc_support(adev)) |
| amdgpu_device_ip_block_add(adev, &dm_ip_block); |
| #endif |
| else |
| amdgpu_device_ip_block_add(adev, &dce_v8_5_ip_block); |
| amdgpu_device_ip_block_add(adev, &uvd_v4_2_ip_block); |
| amdgpu_device_ip_block_add(adev, &vce_v2_0_ip_block); |
| break; |
| case CHIP_KAVERI: |
| amdgpu_device_ip_block_add(adev, &cik_common_ip_block); |
| amdgpu_device_ip_block_add(adev, &gmc_v7_0_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_ih_ip_block); |
| amdgpu_device_ip_block_add(adev, &gfx_v7_1_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_sdma_ip_block); |
| amdgpu_device_ip_block_add(adev, &kv_smu_ip_block); |
| if (adev->enable_virtual_display) |
| amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block); |
| #if defined(CONFIG_DRM_AMD_DC) |
| else if (amdgpu_device_has_dc_support(adev)) |
| amdgpu_device_ip_block_add(adev, &dm_ip_block); |
| #endif |
| else |
| amdgpu_device_ip_block_add(adev, &dce_v8_1_ip_block); |
| |
| amdgpu_device_ip_block_add(adev, &uvd_v4_2_ip_block); |
| amdgpu_device_ip_block_add(adev, &vce_v2_0_ip_block); |
| break; |
| case CHIP_KABINI: |
| case CHIP_MULLINS: |
| amdgpu_device_ip_block_add(adev, &cik_common_ip_block); |
| amdgpu_device_ip_block_add(adev, &gmc_v7_0_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_ih_ip_block); |
| amdgpu_device_ip_block_add(adev, &gfx_v7_2_ip_block); |
| amdgpu_device_ip_block_add(adev, &cik_sdma_ip_block); |
| amdgpu_device_ip_block_add(adev, &kv_smu_ip_block); |
| if (adev->enable_virtual_display) |
| amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block); |
| #if defined(CONFIG_DRM_AMD_DC) |
| else if (amdgpu_device_has_dc_support(adev)) |
| amdgpu_device_ip_block_add(adev, &dm_ip_block); |
| #endif |
| else |
| amdgpu_device_ip_block_add(adev, &dce_v8_3_ip_block); |
| amdgpu_device_ip_block_add(adev, &uvd_v4_2_ip_block); |
| amdgpu_device_ip_block_add(adev, &vce_v2_0_ip_block); |
| break; |
| default: |
| /* FIXME: not supported yet */ |
| return -EINVAL; |
| } |
| return 0; |
| } |
