| // SPDX-License-Identifier: GPL-2.0 |
| /* |
| * Device Tree Source for the R-Car M3-W+ (R8A77961) SoC |
| * |
| * Copyright (C) 2016-2017 Renesas Electronics Corp. |
| */ |
| |
| #include <dt-bindings/clock/r8a77961-cpg-mssr.h> |
| #include <dt-bindings/interrupt-controller/arm-gic.h> |
| #include <dt-bindings/power/r8a77961-sysc.h> |
| |
| #define CPG_AUDIO_CLK_I R8A77961_CLK_S0D4 |
| |
| / { |
| compatible = "renesas,r8a77961"; |
| #address-cells = <2>; |
| #size-cells = <2>; |
| |
| /* |
| * The external audio clocks are configured as 0 Hz fixed frequency |
| * clocks by default. |
| * Boards that provide audio clocks should override them. |
| */ |
| audio_clk_a: audio_clk_a { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| |
| audio_clk_b: audio_clk_b { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| |
| audio_clk_c: audio_clk_c { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| |
| /* External CAN clock - to be overridden by boards that provide it */ |
| can_clk: can { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| |
| cluster0_opp: opp_table0 { |
| compatible = "operating-points-v2"; |
| opp-shared; |
| |
| opp-500000000 { |
| opp-hz = /bits/ 64 <500000000>; |
| opp-microvolt = <820000>; |
| clock-latency-ns = <300000>; |
| }; |
| opp-1000000000 { |
| opp-hz = /bits/ 64 <1000000000>; |
| opp-microvolt = <820000>; |
| clock-latency-ns = <300000>; |
| }; |
| opp-1500000000 { |
| opp-hz = /bits/ 64 <1500000000>; |
| opp-microvolt = <820000>; |
| clock-latency-ns = <300000>; |
| }; |
| opp-1600000000 { |
| opp-hz = /bits/ 64 <1600000000>; |
| opp-microvolt = <900000>; |
| clock-latency-ns = <300000>; |
| turbo-mode; |
| }; |
| opp-1700000000 { |
| opp-hz = /bits/ 64 <1700000000>; |
| opp-microvolt = <900000>; |
| clock-latency-ns = <300000>; |
| turbo-mode; |
| }; |
| opp-1800000000 { |
| opp-hz = /bits/ 64 <1800000000>; |
| opp-microvolt = <960000>; |
| clock-latency-ns = <300000>; |
| turbo-mode; |
| }; |
| }; |
| |
| cluster1_opp: opp_table1 { |
| compatible = "operating-points-v2"; |
| opp-shared; |
| |
| opp-800000000 { |
| opp-hz = /bits/ 64 <800000000>; |
| opp-microvolt = <820000>; |
| clock-latency-ns = <300000>; |
| }; |
| opp-1000000000 { |
| opp-hz = /bits/ 64 <1000000000>; |
| opp-microvolt = <820000>; |
| clock-latency-ns = <300000>; |
| }; |
| opp-1200000000 { |
| opp-hz = /bits/ 64 <1200000000>; |
| opp-microvolt = <820000>; |
| clock-latency-ns = <300000>; |
| }; |
| opp-1300000000 { |
| opp-hz = /bits/ 64 <1300000000>; |
| opp-microvolt = <820000>; |
| clock-latency-ns = <300000>; |
| turbo-mode; |
| }; |
| }; |
| |
| cpus { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| cpu-map { |
| cluster0 { |
| core0 { |
| cpu = <&a57_0>; |
| }; |
| core1 { |
| cpu = <&a57_1>; |
| }; |
| }; |
| |
| cluster1 { |
| core0 { |
| cpu = <&a53_0>; |
| }; |
| core1 { |
| cpu = <&a53_1>; |
| }; |
| core2 { |
| cpu = <&a53_2>; |
| }; |
| core3 { |
| cpu = <&a53_3>; |
| }; |
| }; |
| }; |
| |
| a57_0: cpu@0 { |
| compatible = "arm,cortex-a57"; |
| reg = <0x0>; |
| device_type = "cpu"; |
| power-domains = <&sysc R8A77961_PD_CA57_CPU0>; |
| next-level-cache = <&L2_CA57>; |
| enable-method = "psci"; |
| cpu-idle-states = <&CPU_SLEEP_0>; |
| dynamic-power-coefficient = <854>; |
| clocks = <&cpg CPG_CORE R8A77961_CLK_Z>; |
| operating-points-v2 = <&cluster0_opp>; |
| capacity-dmips-mhz = <1024>; |
| #cooling-cells = <2>; |
| }; |
| |
| a57_1: cpu@1 { |
| compatible = "arm,cortex-a57"; |
| reg = <0x1>; |
| device_type = "cpu"; |
| power-domains = <&sysc R8A77961_PD_CA57_CPU1>; |
| next-level-cache = <&L2_CA57>; |
| enable-method = "psci"; |
| cpu-idle-states = <&CPU_SLEEP_0>; |
| clocks = <&cpg CPG_CORE R8A77961_CLK_Z>; |
| operating-points-v2 = <&cluster0_opp>; |
| capacity-dmips-mhz = <1024>; |
| #cooling-cells = <2>; |
| }; |
| |
| a53_0: cpu@100 { |
| compatible = "arm,cortex-a53"; |
| reg = <0x100>; |
| device_type = "cpu"; |
| power-domains = <&sysc R8A77961_PD_CA53_CPU0>; |
| next-level-cache = <&L2_CA53>; |
| enable-method = "psci"; |
| cpu-idle-states = <&CPU_SLEEP_1>; |
| #cooling-cells = <2>; |
| dynamic-power-coefficient = <277>; |
| clocks = <&cpg CPG_CORE R8A77961_CLK_Z2>; |
| operating-points-v2 = <&cluster1_opp>; |
| capacity-dmips-mhz = <535>; |
| }; |
| |
| a53_1: cpu@101 { |
| compatible = "arm,cortex-a53"; |
| reg = <0x101>; |
| device_type = "cpu"; |
| power-domains = <&sysc R8A77961_PD_CA53_CPU1>; |
| next-level-cache = <&L2_CA53>; |
| enable-method = "psci"; |
| cpu-idle-states = <&CPU_SLEEP_1>; |
| clocks = <&cpg CPG_CORE R8A77961_CLK_Z2>; |
| operating-points-v2 = <&cluster1_opp>; |
| capacity-dmips-mhz = <535>; |
| }; |
| |
| a53_2: cpu@102 { |
| compatible = "arm,cortex-a53"; |
| reg = <0x102>; |
| device_type = "cpu"; |
| power-domains = <&sysc R8A77961_PD_CA53_CPU2>; |
| next-level-cache = <&L2_CA53>; |
| enable-method = "psci"; |
| cpu-idle-states = <&CPU_SLEEP_1>; |
| clocks = <&cpg CPG_CORE R8A77961_CLK_Z2>; |
| operating-points-v2 = <&cluster1_opp>; |
| capacity-dmips-mhz = <535>; |
| }; |
| |
| a53_3: cpu@103 { |
| compatible = "arm,cortex-a53"; |
| reg = <0x103>; |
| device_type = "cpu"; |
| power-domains = <&sysc R8A77961_PD_CA53_CPU3>; |
| next-level-cache = <&L2_CA53>; |
| enable-method = "psci"; |
| cpu-idle-states = <&CPU_SLEEP_1>; |
| clocks = <&cpg CPG_CORE R8A77961_CLK_Z2>; |
| operating-points-v2 = <&cluster1_opp>; |
| capacity-dmips-mhz = <535>; |
| }; |
| |
| L2_CA57: cache-controller-0 { |
| compatible = "cache"; |
| power-domains = <&sysc R8A77961_PD_CA57_SCU>; |
| cache-unified; |
| cache-level = <2>; |
| }; |
| |
| L2_CA53: cache-controller-1 { |
| compatible = "cache"; |
| power-domains = <&sysc R8A77961_PD_CA53_SCU>; |
| cache-unified; |
| cache-level = <2>; |
| }; |
| |
| idle-states { |
| entry-method = "psci"; |
| |
| CPU_SLEEP_0: cpu-sleep-0 { |
| compatible = "arm,idle-state"; |
| arm,psci-suspend-param = <0x0010000>; |
| local-timer-stop; |
| entry-latency-us = <400>; |
| exit-latency-us = <500>; |
| min-residency-us = <4000>; |
| }; |
| |
| CPU_SLEEP_1: cpu-sleep-1 { |
| compatible = "arm,idle-state"; |
| arm,psci-suspend-param = <0x0010000>; |
| local-timer-stop; |
| entry-latency-us = <700>; |
| exit-latency-us = <700>; |
| min-residency-us = <5000>; |
| }; |
| }; |
| }; |
| |
| extal_clk: extal { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| /* This value must be overridden by the board */ |
| clock-frequency = <0>; |
| }; |
| |
| extalr_clk: extalr { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| /* This value must be overridden by the board */ |
| clock-frequency = <0>; |
| }; |
| |
| /* External PCIe clock - can be overridden by the board */ |
| pcie_bus_clk: pcie_bus { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| |
| pmu_a53 { |
| compatible = "arm,cortex-a53-pmu"; |
| interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>, |
| <&gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>, |
| <&gic GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>, |
| <&gic GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-affinity = <&a53_0>, <&a53_1>, <&a53_2>, <&a53_3>; |
| }; |
| |
| pmu_a57 { |
| compatible = "arm,cortex-a57-pmu"; |
| interrupts-extended = <&gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>, |
| <&gic GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-affinity = <&a57_0>, <&a57_1>; |
| }; |
| |
| psci { |
| compatible = "arm,psci-1.0", "arm,psci-0.2"; |
| method = "smc"; |
| }; |
| |
| /* External SCIF clock - to be overridden by boards that provide it */ |
| scif_clk: scif { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| |
| soc { |
| compatible = "simple-bus"; |
| interrupt-parent = <&gic>; |
| #address-cells = <2>; |
| #size-cells = <2>; |
| ranges; |
| |
| rwdt: watchdog@e6020000 { |
| compatible = "renesas,r8a77961-wdt", |
| "renesas,rcar-gen3-wdt"; |
| reg = <0 0xe6020000 0 0x0c>; |
| clocks = <&cpg CPG_MOD 402>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 402>; |
| status = "disabled"; |
| }; |
| |
| gpio0: gpio@e6050000 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6050000 0 0x50>; |
| interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 0 16>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 912>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 912>; |
| }; |
| |
| gpio1: gpio@e6051000 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6051000 0 0x50>; |
| interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 32 29>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 911>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 911>; |
| }; |
| |
| gpio2: gpio@e6052000 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6052000 0 0x50>; |
| interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 64 15>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 910>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 910>; |
| }; |
| |
| gpio3: gpio@e6053000 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6053000 0 0x50>; |
| interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 96 16>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 909>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 909>; |
| }; |
| |
| gpio4: gpio@e6054000 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6054000 0 0x50>; |
| interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 128 18>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 908>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 908>; |
| }; |
| |
| gpio5: gpio@e6055000 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6055000 0 0x50>; |
| interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 160 26>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 907>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 907>; |
| }; |
| |
| gpio6: gpio@e6055400 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6055400 0 0x50>; |
| interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 192 32>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 906>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 906>; |
| }; |
| |
| gpio7: gpio@e6055800 { |
| compatible = "renesas,gpio-r8a77961", |
| "renesas,rcar-gen3-gpio"; |
| reg = <0 0xe6055800 0 0x50>; |
| interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| gpio-ranges = <&pfc 0 224 4>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| clocks = <&cpg CPG_MOD 905>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 905>; |
| }; |
| |
| pfc: pin-controller@e6060000 { |
| compatible = "renesas,pfc-r8a77961"; |
| reg = <0 0xe6060000 0 0x50c>; |
| }; |
| |
| cpg: clock-controller@e6150000 { |
| compatible = "renesas,r8a77961-cpg-mssr"; |
| reg = <0 0xe6150000 0 0x1000>; |
| clocks = <&extal_clk>, <&extalr_clk>; |
| clock-names = "extal", "extalr"; |
| #clock-cells = <2>; |
| #power-domain-cells = <0>; |
| #reset-cells = <1>; |
| }; |
| |
| rst: reset-controller@e6160000 { |
| compatible = "renesas,r8a77961-rst"; |
| reg = <0 0xe6160000 0 0x0200>; |
| }; |
| |
| sysc: system-controller@e6180000 { |
| compatible = "renesas,r8a77961-sysc"; |
| reg = <0 0xe6180000 0 0x0400>; |
| #power-domain-cells = <1>; |
| }; |
| |
| tsc: thermal@e6198000 { |
| compatible = "renesas,r8a77961-thermal"; |
| reg = <0 0xe6198000 0 0x100>, |
| <0 0xe61a0000 0 0x100>, |
| <0 0xe61a8000 0 0x100>; |
| interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 522>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 522>; |
| #thermal-sensor-cells = <1>; |
| }; |
| |
| intc_ex: interrupt-controller@e61c0000 { |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| reg = <0 0xe61c0000 0 0x200>; |
| /* placeholder */ |
| }; |
| |
| i2c0: i2c@e6500000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,i2c-r8a77961", |
| "renesas,rcar-gen3-i2c"; |
| reg = <0 0xe6500000 0 0x40>; |
| interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 931>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 931>; |
| dmas = <&dmac1 0x91>, <&dmac1 0x90>, |
| <&dmac2 0x91>, <&dmac2 0x90>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| i2c-scl-internal-delay-ns = <110>; |
| status = "disabled"; |
| }; |
| |
| i2c1: i2c@e6508000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,i2c-r8a77961", |
| "renesas,rcar-gen3-i2c"; |
| reg = <0 0xe6508000 0 0x40>; |
| interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 930>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 930>; |
| dmas = <&dmac1 0x93>, <&dmac1 0x92>, |
| <&dmac2 0x93>, <&dmac2 0x92>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| i2c-scl-internal-delay-ns = <6>; |
| status = "disabled"; |
| }; |
| |
| i2c2: i2c@e6510000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,i2c-r8a77961", |
| "renesas,rcar-gen3-i2c"; |
| reg = <0 0xe6510000 0 0x40>; |
| interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 929>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 929>; |
| dmas = <&dmac1 0x95>, <&dmac1 0x94>, |
| <&dmac2 0x95>, <&dmac2 0x94>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| i2c-scl-internal-delay-ns = <6>; |
| status = "disabled"; |
| }; |
| |
| i2c3: i2c@e66d0000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,i2c-r8a77961", |
| "renesas,rcar-gen3-i2c"; |
| reg = <0 0xe66d0000 0 0x40>; |
| interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 928>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 928>; |
| dmas = <&dmac0 0x97>, <&dmac0 0x96>; |
| dma-names = "tx", "rx"; |
| i2c-scl-internal-delay-ns = <110>; |
| status = "disabled"; |
| }; |
| |
| i2c4: i2c@e66d8000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,i2c-r8a77961", |
| "renesas,rcar-gen3-i2c"; |
| reg = <0 0xe66d8000 0 0x40>; |
| interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 927>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 927>; |
| dmas = <&dmac0 0x99>, <&dmac0 0x98>; |
| dma-names = "tx", "rx"; |
| i2c-scl-internal-delay-ns = <110>; |
| status = "disabled"; |
| }; |
| |
| i2c5: i2c@e66e0000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,i2c-r8a77961", |
| "renesas,rcar-gen3-i2c"; |
| reg = <0 0xe66e0000 0 0x40>; |
| interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 919>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 919>; |
| dmas = <&dmac0 0x9b>, <&dmac0 0x9a>; |
| dma-names = "tx", "rx"; |
| i2c-scl-internal-delay-ns = <110>; |
| status = "disabled"; |
| }; |
| |
| i2c6: i2c@e66e8000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,i2c-r8a77961", |
| "renesas,rcar-gen3-i2c"; |
| reg = <0 0xe66e8000 0 0x40>; |
| interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 918>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 918>; |
| dmas = <&dmac0 0x9d>, <&dmac0 0x9c>; |
| dma-names = "tx", "rx"; |
| i2c-scl-internal-delay-ns = <6>; |
| status = "disabled"; |
| }; |
| |
| i2c_dvfs: i2c@e60b0000 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| compatible = "renesas,iic-r8a77961", |
| "renesas,rcar-gen3-iic", |
| "renesas,rmobile-iic"; |
| reg = <0 0xe60b0000 0 0x425>; |
| interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 926>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 926>; |
| dmas = <&dmac0 0x11>, <&dmac0 0x10>; |
| dma-names = "tx", "rx"; |
| status = "disabled"; |
| }; |
| |
| hscif0: serial@e6540000 { |
| compatible = "renesas,hscif-r8a77961", |
| "renesas,rcar-gen3-hscif", |
| "renesas,hscif"; |
| reg = <0 0xe6540000 0 0x60>; |
| interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 520>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac1 0x31>, <&dmac1 0x30>, |
| <&dmac2 0x31>, <&dmac2 0x30>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 520>; |
| status = "disabled"; |
| }; |
| |
| hscif1: serial@e6550000 { |
| compatible = "renesas,hscif-r8a77961", |
| "renesas,rcar-gen3-hscif", |
| "renesas,hscif"; |
| reg = <0 0xe6550000 0 0x60>; |
| interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 519>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac1 0x33>, <&dmac1 0x32>, |
| <&dmac2 0x33>, <&dmac2 0x32>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 519>; |
| status = "disabled"; |
| }; |
| |
| hscif2: serial@e6560000 { |
| compatible = "renesas,hscif-r8a77961", |
| "renesas,rcar-gen3-hscif", |
| "renesas,hscif"; |
| reg = <0 0xe6560000 0 0x60>; |
| interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 518>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac1 0x35>, <&dmac1 0x34>, |
| <&dmac2 0x35>, <&dmac2 0x34>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 518>; |
| status = "disabled"; |
| }; |
| |
| hscif3: serial@e66a0000 { |
| compatible = "renesas,hscif-r8a77961", |
| "renesas,rcar-gen3-hscif", |
| "renesas,hscif"; |
| reg = <0 0xe66a0000 0 0x60>; |
| interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 517>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac0 0x37>, <&dmac0 0x36>; |
| dma-names = "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 517>; |
| status = "disabled"; |
| }; |
| |
| hscif4: serial@e66b0000 { |
| compatible = "renesas,hscif-r8a77961", |
| "renesas,rcar-gen3-hscif", |
| "renesas,hscif"; |
| reg = <0 0xe66b0000 0 0x60>; |
| interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 516>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac0 0x39>, <&dmac0 0x38>; |
| dma-names = "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 516>; |
| status = "disabled"; |
| }; |
| |
| hsusb: usb@e6590000 { |
| compatible = "renesas,usbhs-r8a77961", |
| "renesas,rcar-gen3-usbhs"; |
| reg = <0 0xe6590000 0 0x200>; |
| interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 704>, <&cpg CPG_MOD 703>; |
| dmas = <&usb_dmac0 0>, <&usb_dmac0 1>, |
| <&usb_dmac1 0>, <&usb_dmac1 1>; |
| dma-names = "ch0", "ch1", "ch2", "ch3"; |
| renesas,buswait = <11>; |
| phys = <&usb2_phy0 3>; |
| phy-names = "usb"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 704>, <&cpg 703>; |
| status = "disabled"; |
| }; |
| |
| usb_dmac0: dma-controller@e65a0000 { |
| compatible = "renesas,r8a77961-usb-dmac", |
| "renesas,usb-dmac"; |
| reg = <0 0xe65a0000 0 0x100>; |
| interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "ch0", "ch1"; |
| clocks = <&cpg CPG_MOD 330>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 330>; |
| #dma-cells = <1>; |
| dma-channels = <2>; |
| }; |
| |
| usb_dmac1: dma-controller@e65b0000 { |
| compatible = "renesas,r8a77961-usb-dmac", |
| "renesas,usb-dmac"; |
| reg = <0 0xe65b0000 0 0x100>; |
| interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "ch0", "ch1"; |
| clocks = <&cpg CPG_MOD 331>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 331>; |
| #dma-cells = <1>; |
| dma-channels = <2>; |
| }; |
| |
| usb3_phy0: usb-phy@e65ee000 { |
| compatible = "renesas,r8a77961-usb3-phy", |
| "renesas,rcar-gen3-usb3-phy"; |
| reg = <0 0xe65ee000 0 0x90>; |
| clocks = <&cpg CPG_MOD 328>, <&usb3s0_clk>, |
| <&usb_extal_clk>; |
| clock-names = "usb3-if", "usb3s_clk", "usb_extal"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 328>; |
| #phy-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| arm_cc630p: crypto@e6601000 { |
| compatible = "arm,cryptocell-630p-ree"; |
| interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; |
| reg = <0x0 0xe6601000 0 0x1000>; |
| clocks = <&cpg CPG_MOD 229>; |
| resets = <&cpg 229>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| }; |
| |
| dmac0: dma-controller@e6700000 { |
| compatible = "renesas,dmac-r8a77961", |
| "renesas,rcar-dmac"; |
| reg = <0 0xe6700000 0 0x10000>; |
| interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "error", |
| "ch0", "ch1", "ch2", "ch3", |
| "ch4", "ch5", "ch6", "ch7", |
| "ch8", "ch9", "ch10", "ch11", |
| "ch12", "ch13", "ch14", "ch15"; |
| clocks = <&cpg CPG_MOD 219>; |
| clock-names = "fck"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 219>; |
| #dma-cells = <1>; |
| dma-channels = <16>; |
| }; |
| |
| dmac1: dma-controller@e7300000 { |
| compatible = "renesas,dmac-r8a77961", |
| "renesas,rcar-dmac"; |
| reg = <0 0xe7300000 0 0x10000>; |
| interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "error", |
| "ch0", "ch1", "ch2", "ch3", |
| "ch4", "ch5", "ch6", "ch7", |
| "ch8", "ch9", "ch10", "ch11", |
| "ch12", "ch13", "ch14", "ch15"; |
| clocks = <&cpg CPG_MOD 218>; |
| clock-names = "fck"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 218>; |
| #dma-cells = <1>; |
| dma-channels = <16>; |
| }; |
| |
| dmac2: dma-controller@e7310000 { |
| compatible = "renesas,dmac-r8a77961", |
| "renesas,rcar-dmac"; |
| reg = <0 0xe7310000 0 0x10000>; |
| interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "error", |
| "ch0", "ch1", "ch2", "ch3", |
| "ch4", "ch5", "ch6", "ch7", |
| "ch8", "ch9", "ch10", "ch11", |
| "ch12", "ch13", "ch14", "ch15"; |
| clocks = <&cpg CPG_MOD 217>; |
| clock-names = "fck"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 217>; |
| #dma-cells = <1>; |
| dma-channels = <16>; |
| }; |
| |
| ipmmu_ds0: iommu@e6740000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xe6740000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 0>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_ds1: iommu@e7740000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xe7740000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 1>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_hc: iommu@e6570000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xe6570000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 2>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_ir: iommu@ff8b0000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xff8b0000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 3>; |
| power-domains = <&sysc R8A77961_PD_A3IR>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_mm: iommu@e67b0000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xe67b0000 0 0x1000>; |
| interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_mp: iommu@ec670000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xec670000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 4>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_pv0: iommu@fd800000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xfd800000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 5>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_pv1: iommu@fd950000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xfd950000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 6>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_rt: iommu@ffc80000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xffc80000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 7>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_vc0: iommu@fe6b0000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xfe6b0000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 8>; |
| power-domains = <&sysc R8A77961_PD_A3VC>; |
| #iommu-cells = <1>; |
| }; |
| |
| ipmmu_vi0: iommu@febd0000 { |
| compatible = "renesas,ipmmu-r8a77961"; |
| reg = <0 0xfebd0000 0 0x1000>; |
| renesas,ipmmu-main = <&ipmmu_mm 9>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| #iommu-cells = <1>; |
| }; |
| |
| avb: ethernet@e6800000 { |
| compatible = "renesas,etheravb-r8a77961", |
| "renesas,etheravb-rcar-gen3"; |
| reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>; |
| interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "ch0", "ch1", "ch2", "ch3", |
| "ch4", "ch5", "ch6", "ch7", |
| "ch8", "ch9", "ch10", "ch11", |
| "ch12", "ch13", "ch14", "ch15", |
| "ch16", "ch17", "ch18", "ch19", |
| "ch20", "ch21", "ch22", "ch23", |
| "ch24"; |
| clocks = <&cpg CPG_MOD 812>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 812>; |
| phy-mode = "rgmii"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| }; |
| |
| pwm0: pwm@e6e30000 { |
| compatible = "renesas,pwm-r8a77961", "renesas,pwm-rcar"; |
| reg = <0 0xe6e30000 0 8>; |
| #pwm-cells = <2>; |
| clocks = <&cpg CPG_MOD 523>; |
| resets = <&cpg 523>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| status = "disabled"; |
| }; |
| |
| pwm1: pwm@e6e31000 { |
| compatible = "renesas,pwm-r8a77961", "renesas,pwm-rcar"; |
| reg = <0 0xe6e31000 0 8>; |
| #pwm-cells = <2>; |
| clocks = <&cpg CPG_MOD 523>; |
| resets = <&cpg 523>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| status = "disabled"; |
| }; |
| |
| pwm2: pwm@e6e32000 { |
| compatible = "renesas,pwm-r8a77961", "renesas,pwm-rcar"; |
| reg = <0 0xe6e32000 0 8>; |
| #pwm-cells = <2>; |
| clocks = <&cpg CPG_MOD 523>; |
| resets = <&cpg 523>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| status = "disabled"; |
| }; |
| |
| pwm3: pwm@e6e33000 { |
| compatible = "renesas,pwm-r8a77961", "renesas,pwm-rcar"; |
| reg = <0 0xe6e33000 0 8>; |
| #pwm-cells = <2>; |
| clocks = <&cpg CPG_MOD 523>; |
| resets = <&cpg 523>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| status = "disabled"; |
| }; |
| |
| pwm4: pwm@e6e34000 { |
| compatible = "renesas,pwm-r8a77961", "renesas,pwm-rcar"; |
| reg = <0 0xe6e34000 0 8>; |
| #pwm-cells = <2>; |
| clocks = <&cpg CPG_MOD 523>; |
| resets = <&cpg 523>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| status = "disabled"; |
| }; |
| |
| pwm5: pwm@e6e35000 { |
| compatible = "renesas,pwm-r8a77961", "renesas,pwm-rcar"; |
| reg = <0 0xe6e35000 0 8>; |
| #pwm-cells = <2>; |
| clocks = <&cpg CPG_MOD 523>; |
| resets = <&cpg 523>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| status = "disabled"; |
| }; |
| |
| pwm6: pwm@e6e36000 { |
| compatible = "renesas,pwm-r8a77961", "renesas,pwm-rcar"; |
| reg = <0 0xe6e36000 0 8>; |
| #pwm-cells = <2>; |
| clocks = <&cpg CPG_MOD 523>; |
| resets = <&cpg 523>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| status = "disabled"; |
| }; |
| |
| scif0: serial@e6e60000 { |
| compatible = "renesas,scif-r8a77961", |
| "renesas,rcar-gen3-scif", "renesas,scif"; |
| reg = <0 0xe6e60000 0 64>; |
| interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 207>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac1 0x51>, <&dmac1 0x50>, |
| <&dmac2 0x51>, <&dmac2 0x50>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 207>; |
| status = "disabled"; |
| }; |
| |
| scif1: serial@e6e68000 { |
| compatible = "renesas,scif-r8a77961", |
| "renesas,rcar-gen3-scif", "renesas,scif"; |
| reg = <0 0xe6e68000 0 64>; |
| interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 206>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac1 0x53>, <&dmac1 0x52>, |
| <&dmac2 0x53>, <&dmac2 0x52>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 206>; |
| status = "disabled"; |
| }; |
| |
| scif2: serial@e6e88000 { |
| compatible = "renesas,scif-r8a77961", |
| "renesas,rcar-gen3-scif", "renesas,scif"; |
| reg = <0 0xe6e88000 0 64>; |
| interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 310>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac1 0x13>, <&dmac1 0x12>, |
| <&dmac2 0x13>, <&dmac2 0x12>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 310>; |
| status = "disabled"; |
| }; |
| |
| scif3: serial@e6c50000 { |
| compatible = "renesas,scif-r8a77961", |
| "renesas,rcar-gen3-scif", "renesas,scif"; |
| reg = <0 0xe6c50000 0 64>; |
| interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 204>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac0 0x57>, <&dmac0 0x56>; |
| dma-names = "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 204>; |
| status = "disabled"; |
| }; |
| |
| scif4: serial@e6c40000 { |
| compatible = "renesas,scif-r8a77961", |
| "renesas,rcar-gen3-scif", "renesas,scif"; |
| reg = <0 0xe6c40000 0 64>; |
| interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 203>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac0 0x59>, <&dmac0 0x58>; |
| dma-names = "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 203>; |
| status = "disabled"; |
| }; |
| |
| scif5: serial@e6f30000 { |
| compatible = "renesas,scif-r8a77961", |
| "renesas,rcar-gen3-scif", "renesas,scif"; |
| reg = <0 0xe6f30000 0 64>; |
| interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 202>, |
| <&cpg CPG_CORE R8A77961_CLK_S3D1>, |
| <&scif_clk>; |
| clock-names = "fck", "brg_int", "scif_clk"; |
| dmas = <&dmac1 0x5b>, <&dmac1 0x5a>, |
| <&dmac2 0x5b>, <&dmac2 0x5a>; |
| dma-names = "tx", "rx", "tx", "rx"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 202>; |
| status = "disabled"; |
| }; |
| |
| vin0: video@e6ef0000 { |
| reg = <0 0xe6ef0000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| vin1: video@e6ef1000 { |
| reg = <0 0xe6ef1000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| vin2: video@e6ef2000 { |
| reg = <0 0xe6ef2000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| vin3: video@e6ef3000 { |
| reg = <0 0xe6ef3000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| vin4: video@e6ef4000 { |
| reg = <0 0xe6ef4000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| vin5: video@e6ef5000 { |
| reg = <0 0xe6ef5000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| vin6: video@e6ef6000 { |
| reg = <0 0xe6ef6000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| vin7: video@e6ef7000 { |
| reg = <0 0xe6ef7000 0 0x1000>; |
| /* placeholder */ |
| }; |
| |
| rcar_sound: sound@ec500000 { |
| reg = <0 0xec500000 0 0x1000>, /* SCU */ |
| <0 0xec5a0000 0 0x100>, /* ADG */ |
| <0 0xec540000 0 0x1000>, /* SSIU */ |
| <0 0xec541000 0 0x280>, /* SSI */ |
| <0 0xec760000 0 0x200>; /* Audio DMAC peri peri*/ |
| /* placeholder */ |
| rcar_sound,dvc { |
| dvc0: dvc-0 { }; |
| dvc1: dvc-1 { }; |
| }; |
| |
| rcar_sound,src { |
| src0: src-0 { }; |
| src1: src-1 { }; |
| }; |
| |
| rcar_sound,ssi { |
| ssi0: ssi-0 { }; |
| ssi1: ssi-1 { }; |
| ssi2: ssi-2 { }; |
| }; |
| }; |
| |
| xhci0: usb@ee000000 { |
| compatible = "renesas,xhci-r8a77961", |
| "renesas,rcar-gen3-xhci"; |
| reg = <0 0xee000000 0 0xc00>; |
| interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 328>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 328>; |
| status = "disabled"; |
| }; |
| |
| usb3_peri0: usb@ee020000 { |
| compatible = "renesas,r8a77961-usb3-peri", |
| "renesas,rcar-gen3-usb3-peri"; |
| reg = <0 0xee020000 0 0x400>; |
| interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 328>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 328>; |
| status = "disabled"; |
| }; |
| |
| ohci0: usb@ee080000 { |
| compatible = "generic-ohci"; |
| reg = <0 0xee080000 0 0x100>; |
| interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>; |
| phys = <&usb2_phy0 1>; |
| phy-names = "usb"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 703>, <&cpg 704>; |
| status = "disabled"; |
| }; |
| |
| ohci1: usb@ee0a0000 { |
| compatible = "generic-ohci"; |
| reg = <0 0xee0a0000 0 0x100>; |
| interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 702>; |
| phys = <&usb2_phy1 1>; |
| phy-names = "usb"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 702>; |
| status = "disabled"; |
| }; |
| |
| ehci0: usb@ee080100 { |
| compatible = "generic-ehci"; |
| reg = <0 0xee080100 0 0x100>; |
| interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>; |
| phys = <&usb2_phy0 2>; |
| phy-names = "usb"; |
| companion = <&ohci0>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 703>, <&cpg 704>; |
| status = "disabled"; |
| }; |
| |
| ehci1: usb@ee0a0100 { |
| compatible = "generic-ehci"; |
| reg = <0 0xee0a0100 0 0x100>; |
| interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 702>; |
| phys = <&usb2_phy1 2>; |
| phy-names = "usb"; |
| companion = <&ohci1>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 702>; |
| status = "disabled"; |
| }; |
| |
| usb2_phy0: usb-phy@ee080200 { |
| compatible = "renesas,usb2-phy-r8a77961", |
| "renesas,rcar-gen3-usb2-phy"; |
| reg = <0 0xee080200 0 0x700>; |
| interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 703>, <&cpg 704>; |
| #phy-cells = <1>; |
| status = "disabled"; |
| }; |
| |
| usb2_phy1: usb-phy@ee0a0200 { |
| compatible = "renesas,usb2-phy-r8a77961", |
| "renesas,rcar-gen3-usb2-phy"; |
| reg = <0 0xee0a0200 0 0x700>; |
| clocks = <&cpg CPG_MOD 702>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 702>; |
| #phy-cells = <1>; |
| status = "disabled"; |
| }; |
| |
| sdhi0: mmc@ee100000 { |
| compatible = "renesas,sdhi-r8a77961", |
| "renesas,rcar-gen3-sdhi"; |
| reg = <0 0xee100000 0 0x2000>; |
| interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 314>; |
| max-frequency = <200000000>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 314>; |
| status = "disabled"; |
| }; |
| |
| sdhi1: mmc@ee120000 { |
| compatible = "renesas,sdhi-r8a77961", |
| "renesas,rcar-gen3-sdhi"; |
| reg = <0 0xee120000 0 0x2000>; |
| interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 313>; |
| max-frequency = <200000000>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 313>; |
| status = "disabled"; |
| }; |
| |
| sdhi2: mmc@ee140000 { |
| compatible = "renesas,sdhi-r8a77961", |
| "renesas,rcar-gen3-sdhi"; |
| reg = <0 0xee140000 0 0x2000>; |
| interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 312>; |
| max-frequency = <200000000>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 312>; |
| status = "disabled"; |
| }; |
| |
| sdhi3: mmc@ee160000 { |
| compatible = "renesas,sdhi-r8a77961", |
| "renesas,rcar-gen3-sdhi"; |
| reg = <0 0xee160000 0 0x2000>; |
| interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 311>; |
| max-frequency = <200000000>; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 311>; |
| status = "disabled"; |
| }; |
| |
| gic: interrupt-controller@f1010000 { |
| compatible = "arm,gic-400"; |
| #interrupt-cells = <3>; |
| #address-cells = <0>; |
| interrupt-controller; |
| reg = <0x0 0xf1010000 0 0x1000>, |
| <0x0 0xf1020000 0 0x20000>, |
| <0x0 0xf1040000 0 0x20000>, |
| <0x0 0xf1060000 0 0x20000>; |
| interrupts = <GIC_PPI 9 |
| (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>; |
| clocks = <&cpg CPG_MOD 408>; |
| clock-names = "clk"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 408>; |
| }; |
| |
| pciec0: pcie@fe000000 { |
| compatible = "renesas,pcie-r8a77961", |
| "renesas,pcie-rcar-gen3"; |
| reg = <0 0xfe000000 0 0x80000>; |
| #address-cells = <3>; |
| #size-cells = <2>; |
| bus-range = <0x00 0xff>; |
| device_type = "pci"; |
| ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000>, |
| <0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000>, |
| <0x02000000 0 0x30000000 0 0x30000000 0 0x08000000>, |
| <0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>; |
| /* Map all possible DDR as inbound ranges */ |
| dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>; |
| interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>; |
| #interrupt-cells = <1>; |
| interrupt-map-mask = <0 0 0 0>; |
| interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>; |
| clock-names = "pcie", "pcie_bus"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 319>; |
| status = "disabled"; |
| }; |
| |
| pciec1: pcie@ee800000 { |
| compatible = "renesas,pcie-r8a77961", |
| "renesas,pcie-rcar-gen3"; |
| reg = <0 0xee800000 0 0x80000>; |
| #address-cells = <3>; |
| #size-cells = <2>; |
| bus-range = <0x00 0xff>; |
| device_type = "pci"; |
| ranges = <0x01000000 0 0x00000000 0 0xee900000 0 0x00100000>, |
| <0x02000000 0 0xeea00000 0 0xeea00000 0 0x00200000>, |
| <0x02000000 0 0xc0000000 0 0xc0000000 0 0x08000000>, |
| <0x42000000 0 0xc8000000 0 0xc8000000 0 0x08000000>; |
| /* Map all possible DDR as inbound ranges */ |
| dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>; |
| interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>; |
| #interrupt-cells = <1>; |
| interrupt-map-mask = <0 0 0 0>; |
| interrupt-map = <0 0 0 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cpg CPG_MOD 318>, <&pcie_bus_clk>; |
| clock-names = "pcie", "pcie_bus"; |
| power-domains = <&sysc R8A77961_PD_ALWAYS_ON>; |
| resets = <&cpg 318>; |
| status = "disabled"; |
| }; |
| |
| csi20: csi2@fea80000 { |
| reg = <0 0xfea80000 0 0x10000>; |
| /* placeholder */ |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@1 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <1>; |
| }; |
| }; |
| }; |
| |
| csi40: csi2@feaa0000 { |
| reg = <0 0xfeaa0000 0 0x10000>; |
| /* placeholder */ |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@1 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| reg = <1>; |
| }; |
| }; |
| }; |
| |
| hdmi0: hdmi@fead0000 { |
| reg = <0 0xfead0000 0 0x10000>; |
| /* placeholder */ |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| port@0 { |
| reg = <0>; |
| }; |
| port@1 { |
| reg = <1>; |
| }; |
| port@2 { |
| /* HDMI sound */ |
| reg = <2>; |
| }; |
| }; |
| }; |
| |
| du: display@feb00000 { |
| reg = <0 0xfeb00000 0 0x70000>; |
| /* placeholder */ |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@0 { |
| reg = <0>; |
| du_out_rgb: endpoint { |
| }; |
| }; |
| port@1 { |
| reg = <1>; |
| du_out_hdmi0: endpoint { |
| }; |
| }; |
| port@2 { |
| reg = <2>; |
| du_out_lvds0: endpoint { |
| }; |
| }; |
| }; |
| }; |
| |
| prr: chipid@fff00044 { |
| compatible = "renesas,prr"; |
| reg = <0 0xfff00044 0 4>; |
| }; |
| }; |
| |
| thermal-zones { |
| sensor_thermal1: sensor-thermal1 { |
| polling-delay-passive = <250>; |
| polling-delay = <1000>; |
| thermal-sensors = <&tsc 0>; |
| sustainable-power = <3874>; |
| |
| trips { |
| sensor1_crit: sensor1-crit { |
| temperature = <120000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| sensor_thermal2: sensor-thermal2 { |
| polling-delay-passive = <250>; |
| polling-delay = <1000>; |
| thermal-sensors = <&tsc 1>; |
| sustainable-power = <3874>; |
| |
| trips { |
| sensor2_crit: sensor2-crit { |
| temperature = <120000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| |
| sensor_thermal3: sensor-thermal3 { |
| polling-delay-passive = <250>; |
| polling-delay = <1000>; |
| thermal-sensors = <&tsc 2>; |
| sustainable-power = <3874>; |
| |
| cooling-maps { |
| map0 { |
| trip = <&target>; |
| cooling-device = <&a57_0 2 4>; |
| contribution = <1024>; |
| }; |
| map1 { |
| trip = <&target>; |
| cooling-device = <&a53_0 0 2>; |
| contribution = <1024>; |
| }; |
| }; |
| trips { |
| target: trip-point1 { |
| temperature = <100000>; |
| hysteresis = <1000>; |
| type = "passive"; |
| }; |
| |
| sensor3_crit: sensor3-crit { |
| temperature = <120000>; |
| hysteresis = <1000>; |
| type = "critical"; |
| }; |
| }; |
| }; |
| }; |
| |
| timer { |
| compatible = "arm,armv8-timer"; |
| interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, |
| <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, |
| <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, |
| <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>; |
| }; |
| |
| /* External USB clocks - can be overridden by the board */ |
| usb3s0_clk: usb3s0 { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| |
| usb_extal_clk: usb_extal { |
| compatible = "fixed-clock"; |
| #clock-cells = <0>; |
| clock-frequency = <0>; |
| }; |
| }; |
