| /* |
| * Copyright 2012 Advanced Micro Devices, Inc. |
| * |
| * Permission is hereby granted, free of charge, to any person obtaining a |
| * copy of this software and associated documentation files (the "Software"), |
| * to deal in the Software without restriction, including without limitation |
| * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| * and/or sell copies of the Software, and to permit persons to whom the |
| * Software is furnished to do so, subject to the following conditions: |
| * |
| * The above copyright notice and this permission notice shall be included in |
| * all copies or substantial portions of the Software. |
| * |
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| * OTHER DEALINGS IN THE SOFTWARE. |
| * |
| * Authors: Alex Deucher |
| */ |
| #ifndef CIK_H |
| #define CIK_H |
| |
| #define BONAIRE_GB_ADDR_CONFIG_GOLDEN 0x12010001 |
| |
| #define CIK_RB_BITMAP_WIDTH_PER_SH 2 |
| |
| /* DIDT IND registers */ |
| #define DIDT_SQ_CTRL0 0x0 |
| # define DIDT_CTRL_EN (1 << 0) |
| #define DIDT_DB_CTRL0 0x20 |
| #define DIDT_TD_CTRL0 0x40 |
| #define DIDT_TCP_CTRL0 0x60 |
| |
| /* SMC IND registers */ |
| #define DPM_TABLE_475 0x3F768 |
| # define SamuBootLevel(x) ((x) << 0) |
| # define SamuBootLevel_MASK 0x000000ff |
| # define SamuBootLevel_SHIFT 0 |
| # define AcpBootLevel(x) ((x) << 8) |
| # define AcpBootLevel_MASK 0x0000ff00 |
| # define AcpBootLevel_SHIFT 8 |
| # define VceBootLevel(x) ((x) << 16) |
| # define VceBootLevel_MASK 0x00ff0000 |
| # define VceBootLevel_SHIFT 16 |
| # define UvdBootLevel(x) ((x) << 24) |
| # define UvdBootLevel_MASK 0xff000000 |
| # define UvdBootLevel_SHIFT 24 |
| |
| #define FIRMWARE_FLAGS 0x3F800 |
| # define INTERRUPTS_ENABLED (1 << 0) |
| |
| #define NB_DPM_CONFIG_1 0x3F9E8 |
| # define Dpm0PgNbPsLo(x) ((x) << 0) |
| # define Dpm0PgNbPsLo_MASK 0x000000ff |
| # define Dpm0PgNbPsLo_SHIFT 0 |
| # define Dpm0PgNbPsHi(x) ((x) << 8) |
| # define Dpm0PgNbPsHi_MASK 0x0000ff00 |
| # define Dpm0PgNbPsHi_SHIFT 8 |
| # define DpmXNbPsLo(x) ((x) << 16) |
| # define DpmXNbPsLo_MASK 0x00ff0000 |
| # define DpmXNbPsLo_SHIFT 16 |
| # define DpmXNbPsHi(x) ((x) << 24) |
| # define DpmXNbPsHi_MASK 0xff000000 |
| # define DpmXNbPsHi_SHIFT 24 |
| |
| #define SMC_SYSCON_RESET_CNTL 0x80000000 |
| # define RST_REG (1 << 0) |
| #define SMC_SYSCON_CLOCK_CNTL_0 0x80000004 |
| # define CK_DISABLE (1 << 0) |
| # define CKEN (1 << 24) |
| |
| #define SMC_SYSCON_MISC_CNTL 0x80000010 |
| |
| #define SMC_SYSCON_MSG_ARG_0 0x80000068 |
| |
| #define SMC_PC_C 0x80000370 |
| |
| #define SMC_SCRATCH9 0x80000424 |
| |
| #define RCU_UC_EVENTS 0xC0000004 |
| # define BOOT_SEQ_DONE (1 << 7) |
| |
| #define GENERAL_PWRMGT 0xC0200000 |
| # define GLOBAL_PWRMGT_EN (1 << 0) |
| # define STATIC_PM_EN (1 << 1) |
| # define THERMAL_PROTECTION_DIS (1 << 2) |
| # define THERMAL_PROTECTION_TYPE (1 << 3) |
| # define SW_SMIO_INDEX(x) ((x) << 6) |
| # define SW_SMIO_INDEX_MASK (1 << 6) |
| # define SW_SMIO_INDEX_SHIFT 6 |
| # define VOLT_PWRMGT_EN (1 << 10) |
| # define GPU_COUNTER_CLK (1 << 15) |
| # define DYN_SPREAD_SPECTRUM_EN (1 << 23) |
| |
| #define CNB_PWRMGT_CNTL 0xC0200004 |
| # define GNB_SLOW_MODE(x) ((x) << 0) |
| # define GNB_SLOW_MODE_MASK (3 << 0) |
| # define GNB_SLOW_MODE_SHIFT 0 |
| # define GNB_SLOW (1 << 2) |
| # define FORCE_NB_PS1 (1 << 3) |
| # define DPM_ENABLED (1 << 4) |
| |
| #define SCLK_PWRMGT_CNTL 0xC0200008 |
| # define SCLK_PWRMGT_OFF (1 << 0) |
| # define RESET_BUSY_CNT (1 << 4) |
| # define RESET_SCLK_CNT (1 << 5) |
| # define DYNAMIC_PM_EN (1 << 21) |
| |
| #define TARGET_AND_CURRENT_PROFILE_INDEX 0xC0200014 |
| # define CURRENT_STATE_MASK (0xf << 4) |
| # define CURRENT_STATE_SHIFT 4 |
| # define CURR_MCLK_INDEX_MASK (0xf << 8) |
| # define CURR_MCLK_INDEX_SHIFT 8 |
| # define CURR_SCLK_INDEX_MASK (0x1f << 16) |
| # define CURR_SCLK_INDEX_SHIFT 16 |
| |
| #define CG_SSP 0xC0200044 |
| # define SST(x) ((x) << 0) |
| # define SST_MASK (0xffff << 0) |
| # define SSTU(x) ((x) << 16) |
| # define SSTU_MASK (0xf << 16) |
| |
| #define CG_DISPLAY_GAP_CNTL 0xC0200060 |
| # define DISP_GAP(x) ((x) << 0) |
| # define DISP_GAP_MASK (3 << 0) |
| # define VBI_TIMER_COUNT(x) ((x) << 4) |
| # define VBI_TIMER_COUNT_MASK (0x3fff << 4) |
| # define VBI_TIMER_UNIT(x) ((x) << 20) |
| # define VBI_TIMER_UNIT_MASK (7 << 20) |
| # define DISP_GAP_MCHG(x) ((x) << 24) |
| # define DISP_GAP_MCHG_MASK (3 << 24) |
| |
| #define SMU_VOLTAGE_STATUS 0xC0200094 |
| # define SMU_VOLTAGE_CURRENT_LEVEL_MASK (0xff << 1) |
| # define SMU_VOLTAGE_CURRENT_LEVEL_SHIFT 1 |
| |
| #define TARGET_AND_CURRENT_PROFILE_INDEX_1 0xC02000F0 |
| # define CURR_PCIE_INDEX_MASK (0xf << 24) |
| # define CURR_PCIE_INDEX_SHIFT 24 |
| |
| #define CG_ULV_PARAMETER 0xC0200158 |
| |
| #define CG_FTV_0 0xC02001A8 |
| #define CG_FTV_1 0xC02001AC |
| #define CG_FTV_2 0xC02001B0 |
| #define CG_FTV_3 0xC02001B4 |
| #define CG_FTV_4 0xC02001B8 |
| #define CG_FTV_5 0xC02001BC |
| #define CG_FTV_6 0xC02001C0 |
| #define CG_FTV_7 0xC02001C4 |
| |
| #define CG_DISPLAY_GAP_CNTL2 0xC0200230 |
| |
| #define LCAC_SX0_OVR_SEL 0xC0400D04 |
| #define LCAC_SX0_OVR_VAL 0xC0400D08 |
| |
| #define LCAC_MC0_CNTL 0xC0400D30 |
| #define LCAC_MC0_OVR_SEL 0xC0400D34 |
| #define LCAC_MC0_OVR_VAL 0xC0400D38 |
| #define LCAC_MC1_CNTL 0xC0400D3C |
| #define LCAC_MC1_OVR_SEL 0xC0400D40 |
| #define LCAC_MC1_OVR_VAL 0xC0400D44 |
| |
| #define LCAC_MC2_OVR_SEL 0xC0400D4C |
| #define LCAC_MC2_OVR_VAL 0xC0400D50 |
| |
| #define LCAC_MC3_OVR_SEL 0xC0400D58 |
| #define LCAC_MC3_OVR_VAL 0xC0400D5C |
| |
| #define LCAC_CPL_CNTL 0xC0400D80 |
| #define LCAC_CPL_OVR_SEL 0xC0400D84 |
| #define LCAC_CPL_OVR_VAL 0xC0400D88 |
| |
| /* dGPU */ |
| #define CG_THERMAL_CTRL 0xC0300004 |
| #define DPM_EVENT_SRC(x) ((x) << 0) |
| #define DPM_EVENT_SRC_MASK (7 << 0) |
| #define DIG_THERM_DPM(x) ((x) << 14) |
| #define DIG_THERM_DPM_MASK 0x003FC000 |
| #define DIG_THERM_DPM_SHIFT 14 |
| |
| #define CG_THERMAL_INT 0xC030000C |
| #define CI_DIG_THERM_INTH(x) ((x) << 8) |
| #define CI_DIG_THERM_INTH_MASK 0x0000FF00 |
| #define CI_DIG_THERM_INTH_SHIFT 8 |
| #define CI_DIG_THERM_INTL(x) ((x) << 16) |
| #define CI_DIG_THERM_INTL_MASK 0x00FF0000 |
| #define CI_DIG_THERM_INTL_SHIFT 16 |
| #define THERM_INT_MASK_HIGH (1 << 24) |
| #define THERM_INT_MASK_LOW (1 << 25) |
| |
| #define CG_MULT_THERMAL_STATUS 0xC0300014 |
| #define ASIC_MAX_TEMP(x) ((x) << 0) |
| #define ASIC_MAX_TEMP_MASK 0x000001ff |
| #define ASIC_MAX_TEMP_SHIFT 0 |
| #define CTF_TEMP(x) ((x) << 9) |
| #define CTF_TEMP_MASK 0x0003fe00 |
| #define CTF_TEMP_SHIFT 9 |
| |
| #define CG_SPLL_FUNC_CNTL 0xC0500140 |
| #define SPLL_RESET (1 << 0) |
| #define SPLL_PWRON (1 << 1) |
| #define SPLL_BYPASS_EN (1 << 3) |
| #define SPLL_REF_DIV(x) ((x) << 5) |
| #define SPLL_REF_DIV_MASK (0x3f << 5) |
| #define SPLL_PDIV_A(x) ((x) << 20) |
| #define SPLL_PDIV_A_MASK (0x7f << 20) |
| #define SPLL_PDIV_A_SHIFT 20 |
| #define CG_SPLL_FUNC_CNTL_2 0xC0500144 |
| #define SCLK_MUX_SEL(x) ((x) << 0) |
| #define SCLK_MUX_SEL_MASK (0x1ff << 0) |
| #define CG_SPLL_FUNC_CNTL_3 0xC0500148 |
| #define SPLL_FB_DIV(x) ((x) << 0) |
| #define SPLL_FB_DIV_MASK (0x3ffffff << 0) |
| #define SPLL_FB_DIV_SHIFT 0 |
| #define SPLL_DITHEN (1 << 28) |
| #define CG_SPLL_FUNC_CNTL_4 0xC050014C |
| |
| #define CG_SPLL_SPREAD_SPECTRUM 0xC0500164 |
| #define SSEN (1 << 0) |
| #define CLK_S(x) ((x) << 4) |
| #define CLK_S_MASK (0xfff << 4) |
| #define CLK_S_SHIFT 4 |
| #define CG_SPLL_SPREAD_SPECTRUM_2 0xC0500168 |
| #define CLK_V(x) ((x) << 0) |
| #define CLK_V_MASK (0x3ffffff << 0) |
| #define CLK_V_SHIFT 0 |
| |
| #define MPLL_BYPASSCLK_SEL 0xC050019C |
| # define MPLL_CLKOUT_SEL(x) ((x) << 8) |
| # define MPLL_CLKOUT_SEL_MASK 0xFF00 |
| #define CG_CLKPIN_CNTL 0xC05001A0 |
| # define XTALIN_DIVIDE (1 << 1) |
| # define BCLK_AS_XCLK (1 << 2) |
| #define CG_CLKPIN_CNTL_2 0xC05001A4 |
| # define FORCE_BIF_REFCLK_EN (1 << 3) |
| # define MUX_TCLK_TO_XCLK (1 << 8) |
| #define THM_CLK_CNTL 0xC05001A8 |
| # define CMON_CLK_SEL(x) ((x) << 0) |
| # define CMON_CLK_SEL_MASK 0xFF |
| # define TMON_CLK_SEL(x) ((x) << 8) |
| # define TMON_CLK_SEL_MASK 0xFF00 |
| #define MISC_CLK_CTRL 0xC05001AC |
| # define DEEP_SLEEP_CLK_SEL(x) ((x) << 0) |
| # define DEEP_SLEEP_CLK_SEL_MASK 0xFF |
| # define ZCLK_SEL(x) ((x) << 8) |
| # define ZCLK_SEL_MASK 0xFF00 |
| |
| /* KV/KB */ |
| #define CG_THERMAL_INT_CTRL 0xC2100028 |
| #define DIG_THERM_INTH(x) ((x) << 0) |
| #define DIG_THERM_INTH_MASK 0x000000FF |
| #define DIG_THERM_INTH_SHIFT 0 |
| #define DIG_THERM_INTL(x) ((x) << 8) |
| #define DIG_THERM_INTL_MASK 0x0000FF00 |
| #define DIG_THERM_INTL_SHIFT 8 |
| #define THERM_INTH_MASK (1 << 24) |
| #define THERM_INTL_MASK (1 << 25) |
| |
| /* PCIE registers idx/data 0x38/0x3c */ |
| #define PB0_PIF_PWRDOWN_0 0x1100012 /* PCIE */ |
| # define PLL_POWER_STATE_IN_TXS2_0(x) ((x) << 7) |
| # define PLL_POWER_STATE_IN_TXS2_0_MASK (0x7 << 7) |
| # define PLL_POWER_STATE_IN_TXS2_0_SHIFT 7 |
| # define PLL_POWER_STATE_IN_OFF_0(x) ((x) << 10) |
| # define PLL_POWER_STATE_IN_OFF_0_MASK (0x7 << 10) |
| # define PLL_POWER_STATE_IN_OFF_0_SHIFT 10 |
| # define PLL_RAMP_UP_TIME_0(x) ((x) << 24) |
| # define PLL_RAMP_UP_TIME_0_MASK (0x7 << 24) |
| # define PLL_RAMP_UP_TIME_0_SHIFT 24 |
| #define PB0_PIF_PWRDOWN_1 0x1100013 /* PCIE */ |
| # define PLL_POWER_STATE_IN_TXS2_1(x) ((x) << 7) |
| # define PLL_POWER_STATE_IN_TXS2_1_MASK (0x7 << 7) |
| # define PLL_POWER_STATE_IN_TXS2_1_SHIFT 7 |
| # define PLL_POWER_STATE_IN_OFF_1(x) ((x) << 10) |
| # define PLL_POWER_STATE_IN_OFF_1_MASK (0x7 << 10) |
| # define PLL_POWER_STATE_IN_OFF_1_SHIFT 10 |
| # define PLL_RAMP_UP_TIME_1(x) ((x) << 24) |
| # define PLL_RAMP_UP_TIME_1_MASK (0x7 << 24) |
| # define PLL_RAMP_UP_TIME_1_SHIFT 24 |
| |
| #define PCIE_CNTL2 0x1001001c /* PCIE */ |
| # define SLV_MEM_LS_EN (1 << 16) |
| # define SLV_MEM_AGGRESSIVE_LS_EN (1 << 17) |
| # define MST_MEM_LS_EN (1 << 18) |
| # define REPLAY_MEM_LS_EN (1 << 19) |
| |
| #define PCIE_LC_STATUS1 0x1400028 /* PCIE */ |
| # define LC_REVERSE_RCVR (1 << 0) |
| # define LC_REVERSE_XMIT (1 << 1) |
| # define LC_OPERATING_LINK_WIDTH_MASK (0x7 << 2) |
| # define LC_OPERATING_LINK_WIDTH_SHIFT 2 |
| # define LC_DETECTED_LINK_WIDTH_MASK (0x7 << 5) |
| # define LC_DETECTED_LINK_WIDTH_SHIFT 5 |
| |
| #define PCIE_P_CNTL 0x1400040 /* PCIE */ |
| # define P_IGNORE_EDB_ERR (1 << 6) |
| |
| #define PB1_PIF_PWRDOWN_0 0x2100012 /* PCIE */ |
| #define PB1_PIF_PWRDOWN_1 0x2100013 /* PCIE */ |
| |
| #define PCIE_LC_CNTL 0x100100A0 /* PCIE */ |
| # define LC_L0S_INACTIVITY(x) ((x) << 8) |
| # define LC_L0S_INACTIVITY_MASK (0xf << 8) |
| # define LC_L0S_INACTIVITY_SHIFT 8 |
| # define LC_L1_INACTIVITY(x) ((x) << 12) |
| # define LC_L1_INACTIVITY_MASK (0xf << 12) |
| # define LC_L1_INACTIVITY_SHIFT 12 |
| # define LC_PMI_TO_L1_DIS (1 << 16) |
| # define LC_ASPM_TO_L1_DIS (1 << 24) |
| |
| #define PCIE_LC_LINK_WIDTH_CNTL 0x100100A2 /* PCIE */ |
| # define LC_LINK_WIDTH_SHIFT 0 |
| # define LC_LINK_WIDTH_MASK 0x7 |
| # define LC_LINK_WIDTH_X0 0 |
| # define LC_LINK_WIDTH_X1 1 |
| # define LC_LINK_WIDTH_X2 2 |
| # define LC_LINK_WIDTH_X4 3 |
| # define LC_LINK_WIDTH_X8 4 |
| # define LC_LINK_WIDTH_X16 6 |
| # define LC_LINK_WIDTH_RD_SHIFT 4 |
| # define LC_LINK_WIDTH_RD_MASK 0x70 |
| # define LC_RECONFIG_ARC_MISSING_ESCAPE (1 << 7) |
| # define LC_RECONFIG_NOW (1 << 8) |
| # define LC_RENEGOTIATION_SUPPORT (1 << 9) |
| # define LC_RENEGOTIATE_EN (1 << 10) |
| # define LC_SHORT_RECONFIG_EN (1 << 11) |
| # define LC_UPCONFIGURE_SUPPORT (1 << 12) |
| # define LC_UPCONFIGURE_DIS (1 << 13) |
| # define LC_DYN_LANES_PWR_STATE(x) ((x) << 21) |
| # define LC_DYN_LANES_PWR_STATE_MASK (0x3 << 21) |
| # define LC_DYN_LANES_PWR_STATE_SHIFT 21 |
| #define PCIE_LC_N_FTS_CNTL 0x100100a3 /* PCIE */ |
| # define LC_XMIT_N_FTS(x) ((x) << 0) |
| # define LC_XMIT_N_FTS_MASK (0xff << 0) |
| # define LC_XMIT_N_FTS_SHIFT 0 |
| # define LC_XMIT_N_FTS_OVERRIDE_EN (1 << 8) |
| # define LC_N_FTS_MASK (0xff << 24) |
| #define PCIE_LC_SPEED_CNTL 0x100100A4 /* PCIE */ |
| # define LC_GEN2_EN_STRAP (1 << 0) |
| # define LC_GEN3_EN_STRAP (1 << 1) |
| # define LC_TARGET_LINK_SPEED_OVERRIDE_EN (1 << 2) |
| # define LC_TARGET_LINK_SPEED_OVERRIDE_MASK (0x3 << 3) |
| # define LC_TARGET_LINK_SPEED_OVERRIDE_SHIFT 3 |
| # define LC_FORCE_EN_SW_SPEED_CHANGE (1 << 5) |
| # define LC_FORCE_DIS_SW_SPEED_CHANGE (1 << 6) |
| # define LC_FORCE_EN_HW_SPEED_CHANGE (1 << 7) |
| # define LC_FORCE_DIS_HW_SPEED_CHANGE (1 << 8) |
| # define LC_INITIATE_LINK_SPEED_CHANGE (1 << 9) |
| # define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK (0x3 << 10) |
| # define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT 10 |
| # define LC_CURRENT_DATA_RATE_MASK (0x3 << 13) /* 0/1/2 = gen1/2/3 */ |
| # define LC_CURRENT_DATA_RATE_SHIFT 13 |
| # define LC_CLR_FAILED_SPD_CHANGE_CNT (1 << 16) |
| # define LC_OTHER_SIDE_EVER_SENT_GEN2 (1 << 18) |
| # define LC_OTHER_SIDE_SUPPORTS_GEN2 (1 << 19) |
| # define LC_OTHER_SIDE_EVER_SENT_GEN3 (1 << 20) |
| # define LC_OTHER_SIDE_SUPPORTS_GEN3 (1 << 21) |
| |
| #define PCIE_LC_CNTL2 0x100100B1 /* PCIE */ |
| # define LC_ALLOW_PDWN_IN_L1 (1 << 17) |
| # define LC_ALLOW_PDWN_IN_L23 (1 << 18) |
| |
| #define PCIE_LC_CNTL3 0x100100B5 /* PCIE */ |
| # define LC_GO_TO_RECOVERY (1 << 30) |
| #define PCIE_LC_CNTL4 0x100100B6 /* PCIE */ |
| # define LC_REDO_EQ (1 << 5) |
| # define LC_SET_QUIESCE (1 << 13) |
| |
| /* direct registers */ |
| #define PCIE_INDEX 0x38 |
| #define PCIE_DATA 0x3C |
| |
| #define SMC_IND_INDEX_0 0x200 |
| #define SMC_IND_DATA_0 0x204 |
| |
| #define SMC_IND_ACCESS_CNTL 0x240 |
| #define AUTO_INCREMENT_IND_0 (1 << 0) |
| |
| #define SMC_MESSAGE_0 0x250 |
| #define SMC_MSG_MASK 0xffff |
| #define SMC_RESP_0 0x254 |
| #define SMC_RESP_MASK 0xffff |
| |
| #define SMC_MSG_ARG_0 0x290 |
| |
| #define VGA_HDP_CONTROL 0x328 |
| #define VGA_MEMORY_DISABLE (1 << 4) |
| |
| #define DMIF_ADDR_CALC 0xC00 |
| |
| #define PIPE0_DMIF_BUFFER_CONTROL 0x0ca0 |
| # define DMIF_BUFFERS_ALLOCATED(x) ((x) << 0) |
| # define DMIF_BUFFERS_ALLOCATED_COMPLETED (1 << 4) |
| |
| #define SRBM_GFX_CNTL 0xE44 |
| #define PIPEID(x) ((x) << 0) |
| #define MEID(x) ((x) << 2) |
| #define VMID(x) ((x) << 4) |
| #define QUEUEID(x) ((x) << 8) |
| |
| #define SRBM_STATUS2 0xE4C |
| #define SDMA_BUSY (1 << 5) |
| #define SDMA1_BUSY (1 << 6) |
| #define SRBM_STATUS 0xE50 |
| #define UVD_RQ_PENDING (1 << 1) |
| #define GRBM_RQ_PENDING (1 << 5) |
| #define VMC_BUSY (1 << 8) |
| #define MCB_BUSY (1 << 9) |
| #define MCB_NON_DISPLAY_BUSY (1 << 10) |
| #define MCC_BUSY (1 << 11) |
| #define MCD_BUSY (1 << 12) |
| #define SEM_BUSY (1 << 14) |
| #define IH_BUSY (1 << 17) |
| #define UVD_BUSY (1 << 19) |
| |
| #define SRBM_SOFT_RESET 0xE60 |
| #define SOFT_RESET_BIF (1 << 1) |
| #define SOFT_RESET_R0PLL (1 << 4) |
| #define SOFT_RESET_DC (1 << 5) |
| #define SOFT_RESET_SDMA1 (1 << 6) |
| #define SOFT_RESET_GRBM (1 << 8) |
| #define SOFT_RESET_HDP (1 << 9) |
| #define SOFT_RESET_IH (1 << 10) |
| #define SOFT_RESET_MC (1 << 11) |
| #define SOFT_RESET_ROM (1 << 14) |
| #define SOFT_RESET_SEM (1 << 15) |
| #define SOFT_RESET_VMC (1 << 17) |
| #define SOFT_RESET_SDMA (1 << 20) |
| #define SOFT_RESET_TST (1 << 21) |
| #define SOFT_RESET_REGBB (1 << 22) |
| #define SOFT_RESET_ORB (1 << 23) |
| #define SOFT_RESET_VCE (1 << 24) |
| |
| #define VM_L2_CNTL 0x1400 |
| #define ENABLE_L2_CACHE (1 << 0) |
| #define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1) |
| #define L2_CACHE_PTE_ENDIAN_SWAP_MODE(x) ((x) << 2) |
| #define L2_CACHE_PDE_ENDIAN_SWAP_MODE(x) ((x) << 4) |
| #define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9) |
| #define ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE (1 << 10) |
| #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 15) |
| #define CONTEXT1_IDENTITY_ACCESS_MODE(x) (((x) & 3) << 19) |
| #define VM_L2_CNTL2 0x1404 |
| #define INVALIDATE_ALL_L1_TLBS (1 << 0) |
| #define INVALIDATE_L2_CACHE (1 << 1) |
| #define INVALIDATE_CACHE_MODE(x) ((x) << 26) |
| #define INVALIDATE_PTE_AND_PDE_CACHES 0 |
| #define INVALIDATE_ONLY_PTE_CACHES 1 |
| #define INVALIDATE_ONLY_PDE_CACHES 2 |
| #define VM_L2_CNTL3 0x1408 |
| #define BANK_SELECT(x) ((x) << 0) |
| #define L2_CACHE_UPDATE_MODE(x) ((x) << 6) |
| #define L2_CACHE_BIGK_FRAGMENT_SIZE(x) ((x) << 15) |
| #define L2_CACHE_BIGK_ASSOCIATIVITY (1 << 20) |
| #define VM_L2_STATUS 0x140C |
| #define L2_BUSY (1 << 0) |
| #define VM_CONTEXT0_CNTL 0x1410 |
| #define ENABLE_CONTEXT (1 << 0) |
| #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) |
| #define RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 3) |
| #define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4) |
| #define DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 6) |
| #define DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 7) |
| #define PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 9) |
| #define PDE0_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 10) |
| #define VALID_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 12) |
| #define VALID_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 13) |
| #define READ_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 15) |
| #define READ_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 16) |
| #define WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 18) |
| #define WRITE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 19) |
| #define VM_CONTEXT1_CNTL 0x1414 |
| #define VM_CONTEXT0_CNTL2 0x1430 |
| #define VM_CONTEXT1_CNTL2 0x1434 |
| #define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR 0x1438 |
| #define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR 0x143c |
| #define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR 0x1440 |
| #define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR 0x1444 |
| #define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR 0x1448 |
| #define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR 0x144c |
| #define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR 0x1450 |
| #define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR 0x1454 |
| |
| #define VM_INVALIDATE_REQUEST 0x1478 |
| #define VM_INVALIDATE_RESPONSE 0x147c |
| |
| #define VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x14DC |
| #define PROTECTIONS_MASK (0xf << 0) |
| #define PROTECTIONS_SHIFT 0 |
| /* bit 0: range |
| * bit 1: pde0 |
| * bit 2: valid |
| * bit 3: read |
| * bit 4: write |
| */ |
| #define MEMORY_CLIENT_ID_MASK (0xff << 12) |
| #define MEMORY_CLIENT_ID_SHIFT 12 |
| #define MEMORY_CLIENT_RW_MASK (1 << 24) |
| #define MEMORY_CLIENT_RW_SHIFT 24 |
| #define FAULT_VMID_MASK (0xf << 25) |
| #define FAULT_VMID_SHIFT 25 |
| |
| #define VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT 0x14E4 |
| |
| #define VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x14FC |
| |
| #define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1518 |
| #define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR 0x151c |
| |
| #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c |
| #define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR 0x1540 |
| #define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR 0x1544 |
| #define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR 0x1548 |
| #define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR 0x154c |
| #define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR 0x1550 |
| #define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR 0x1554 |
| #define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR 0x1558 |
| #define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155c |
| #define VM_CONTEXT1_PAGE_TABLE_START_ADDR 0x1560 |
| |
| #define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157C |
| #define VM_CONTEXT1_PAGE_TABLE_END_ADDR 0x1580 |
| |
| #define VM_L2_CG 0x15c0 |
| #define MC_CG_ENABLE (1 << 18) |
| #define MC_LS_ENABLE (1 << 19) |
| |
| #define MC_SHARED_CHMAP 0x2004 |
| #define NOOFCHAN_SHIFT 12 |
| #define NOOFCHAN_MASK 0x0000f000 |
| #define MC_SHARED_CHREMAP 0x2008 |
| |
| #define CHUB_CONTROL 0x1864 |
| #define BYPASS_VM (1 << 0) |
| |
| #define MC_VM_FB_LOCATION 0x2024 |
| #define MC_VM_AGP_TOP 0x2028 |
| #define MC_VM_AGP_BOT 0x202C |
| #define MC_VM_AGP_BASE 0x2030 |
| #define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034 |
| #define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038 |
| #define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203C |
| |
| #define MC_VM_MX_L1_TLB_CNTL 0x2064 |
| #define ENABLE_L1_TLB (1 << 0) |
| #define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1) |
| #define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 3) |
| #define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 3) |
| #define SYSTEM_ACCESS_MODE_IN_SYS (2 << 3) |
| #define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 3) |
| #define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5) |
| #define ENABLE_ADVANCED_DRIVER_MODEL (1 << 6) |
| #define MC_VM_FB_OFFSET 0x2068 |
| |
| #define MC_SHARED_BLACKOUT_CNTL 0x20ac |
| |
| #define MC_HUB_MISC_HUB_CG 0x20b8 |
| #define MC_HUB_MISC_VM_CG 0x20bc |
| |
| #define MC_HUB_MISC_SIP_CG 0x20c0 |
| |
| #define MC_XPB_CLK_GAT 0x2478 |
| |
| #define MC_CITF_MISC_RD_CG 0x2648 |
| #define MC_CITF_MISC_WR_CG 0x264c |
| #define MC_CITF_MISC_VM_CG 0x2650 |
| |
| #define MC_ARB_RAMCFG 0x2760 |
| #define NOOFBANK_SHIFT 0 |
| #define NOOFBANK_MASK 0x00000003 |
| #define NOOFRANK_SHIFT 2 |
| #define NOOFRANK_MASK 0x00000004 |
| #define NOOFROWS_SHIFT 3 |
| #define NOOFROWS_MASK 0x00000038 |
| #define NOOFCOLS_SHIFT 6 |
| #define NOOFCOLS_MASK 0x000000C0 |
| #define CHANSIZE_SHIFT 8 |
| #define CHANSIZE_MASK 0x00000100 |
| #define NOOFGROUPS_SHIFT 12 |
| #define NOOFGROUPS_MASK 0x00001000 |
| |
| #define MC_ARB_DRAM_TIMING 0x2774 |
| #define MC_ARB_DRAM_TIMING2 0x2778 |
| |
| #define MC_ARB_BURST_TIME 0x2808 |
| #define STATE0(x) ((x) << 0) |
| #define STATE0_MASK (0x1f << 0) |
| #define STATE0_SHIFT 0 |
| #define STATE1(x) ((x) << 5) |
| #define STATE1_MASK (0x1f << 5) |
| #define STATE1_SHIFT 5 |
| #define STATE2(x) ((x) << 10) |
| #define STATE2_MASK (0x1f << 10) |
| #define STATE2_SHIFT 10 |
| #define STATE3(x) ((x) << 15) |
| #define STATE3_MASK (0x1f << 15) |
| #define STATE3_SHIFT 15 |
| |
| #define MC_SEQ_RAS_TIMING 0x28a0 |
| #define MC_SEQ_CAS_TIMING 0x28a4 |
| #define MC_SEQ_MISC_TIMING 0x28a8 |
| #define MC_SEQ_MISC_TIMING2 0x28ac |
| #define MC_SEQ_PMG_TIMING 0x28b0 |
| #define MC_SEQ_RD_CTL_D0 0x28b4 |
| #define MC_SEQ_RD_CTL_D1 0x28b8 |
| #define MC_SEQ_WR_CTL_D0 0x28bc |
| #define MC_SEQ_WR_CTL_D1 0x28c0 |
| |
| #define MC_SEQ_SUP_CNTL 0x28c8 |
| #define RUN_MASK (1 << 0) |
| #define MC_SEQ_SUP_PGM 0x28cc |
| #define MC_PMG_AUTO_CMD 0x28d0 |
| |
| #define MC_SEQ_TRAIN_WAKEUP_CNTL 0x28e8 |
| #define TRAIN_DONE_D0 (1 << 30) |
| #define TRAIN_DONE_D1 (1 << 31) |
| |
| #define MC_IO_PAD_CNTL_D0 0x29d0 |
| #define MEM_FALL_OUT_CMD (1 << 8) |
| |
| #define MC_SEQ_MISC0 0x2a00 |
| #define MC_SEQ_MISC0_VEN_ID_SHIFT 8 |
| #define MC_SEQ_MISC0_VEN_ID_MASK 0x00000f00 |
| #define MC_SEQ_MISC0_VEN_ID_VALUE 3 |
| #define MC_SEQ_MISC0_REV_ID_SHIFT 12 |
| #define MC_SEQ_MISC0_REV_ID_MASK 0x0000f000 |
| #define MC_SEQ_MISC0_REV_ID_VALUE 1 |
| #define MC_SEQ_MISC0_GDDR5_SHIFT 28 |
| #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 |
| #define MC_SEQ_MISC0_GDDR5_VALUE 5 |
| #define MC_SEQ_MISC1 0x2a04 |
| #define MC_SEQ_RESERVE_M 0x2a08 |
| #define MC_PMG_CMD_EMRS 0x2a0c |
| |
| #define MC_SEQ_IO_DEBUG_INDEX 0x2a44 |
| #define MC_SEQ_IO_DEBUG_DATA 0x2a48 |
| |
| #define MC_SEQ_MISC5 0x2a54 |
| #define MC_SEQ_MISC6 0x2a58 |
| |
| #define MC_SEQ_MISC7 0x2a64 |
| |
| #define MC_SEQ_RAS_TIMING_LP 0x2a6c |
| #define MC_SEQ_CAS_TIMING_LP 0x2a70 |
| #define MC_SEQ_MISC_TIMING_LP 0x2a74 |
| #define MC_SEQ_MISC_TIMING2_LP 0x2a78 |
| #define MC_SEQ_WR_CTL_D0_LP 0x2a7c |
| #define MC_SEQ_WR_CTL_D1_LP 0x2a80 |
| #define MC_SEQ_PMG_CMD_EMRS_LP 0x2a84 |
| #define MC_SEQ_PMG_CMD_MRS_LP 0x2a88 |
| |
| #define MC_PMG_CMD_MRS 0x2aac |
| |
| #define MC_SEQ_RD_CTL_D0_LP 0x2b1c |
| #define MC_SEQ_RD_CTL_D1_LP 0x2b20 |
| |
| #define MC_PMG_CMD_MRS1 0x2b44 |
| #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 |
| #define MC_SEQ_PMG_TIMING_LP 0x2b4c |
| |
| #define MC_SEQ_WR_CTL_2 0x2b54 |
| #define MC_SEQ_WR_CTL_2_LP 0x2b58 |
| #define MC_PMG_CMD_MRS2 0x2b5c |
| #define MC_SEQ_PMG_CMD_MRS2_LP 0x2b60 |
| |
| #define MCLK_PWRMGT_CNTL 0x2ba0 |
| # define DLL_SPEED(x) ((x) << 0) |
| # define DLL_SPEED_MASK (0x1f << 0) |
| # define DLL_READY (1 << 6) |
| # define MC_INT_CNTL (1 << 7) |
| # define MRDCK0_PDNB (1 << 8) |
| # define MRDCK1_PDNB (1 << 9) |
| # define MRDCK0_RESET (1 << 16) |
| # define MRDCK1_RESET (1 << 17) |
| # define DLL_READY_READ (1 << 24) |
| #define DLL_CNTL 0x2ba4 |
| # define MRDCK0_BYPASS (1 << 24) |
| # define MRDCK1_BYPASS (1 << 25) |
| |
| #define MPLL_FUNC_CNTL 0x2bb4 |
| #define BWCTRL(x) ((x) << 20) |
| #define BWCTRL_MASK (0xff << 20) |
| #define MPLL_FUNC_CNTL_1 0x2bb8 |
| #define VCO_MODE(x) ((x) << 0) |
| #define VCO_MODE_MASK (3 << 0) |
| #define CLKFRAC(x) ((x) << 4) |
| #define CLKFRAC_MASK (0xfff << 4) |
| #define CLKF(x) ((x) << 16) |
| #define CLKF_MASK (0xfff << 16) |
| #define MPLL_FUNC_CNTL_2 0x2bbc |
| #define MPLL_AD_FUNC_CNTL 0x2bc0 |
| #define YCLK_POST_DIV(x) ((x) << 0) |
| #define YCLK_POST_DIV_MASK (7 << 0) |
| #define MPLL_DQ_FUNC_CNTL 0x2bc4 |
| #define YCLK_SEL(x) ((x) << 4) |
| #define YCLK_SEL_MASK (1 << 4) |
| |
| #define MPLL_SS1 0x2bcc |
| #define CLKV(x) ((x) << 0) |
| #define CLKV_MASK (0x3ffffff << 0) |
| #define MPLL_SS2 0x2bd0 |
| #define CLKS(x) ((x) << 0) |
| #define CLKS_MASK (0xfff << 0) |
| |
| #define HDP_HOST_PATH_CNTL 0x2C00 |
| #define CLOCK_GATING_DIS (1 << 23) |
| #define HDP_NONSURFACE_BASE 0x2C04 |
| #define HDP_NONSURFACE_INFO 0x2C08 |
| #define HDP_NONSURFACE_SIZE 0x2C0C |
| |
| #define HDP_ADDR_CONFIG 0x2F48 |
| #define HDP_MISC_CNTL 0x2F4C |
| #define HDP_FLUSH_INVALIDATE_CACHE (1 << 0) |
| #define HDP_MEM_POWER_LS 0x2F50 |
| #define HDP_LS_ENABLE (1 << 0) |
| |
| #define ATC_MISC_CG 0x3350 |
| |
| #define MC_SEQ_CNTL_3 0x3600 |
| # define CAC_EN (1 << 31) |
| #define MC_SEQ_G5PDX_CTRL 0x3604 |
| #define MC_SEQ_G5PDX_CTRL_LP 0x3608 |
| #define MC_SEQ_G5PDX_CMD0 0x360c |
| #define MC_SEQ_G5PDX_CMD0_LP 0x3610 |
| #define MC_SEQ_G5PDX_CMD1 0x3614 |
| #define MC_SEQ_G5PDX_CMD1_LP 0x3618 |
| |
| #define MC_SEQ_PMG_DVS_CTL 0x3628 |
| #define MC_SEQ_PMG_DVS_CTL_LP 0x362c |
| #define MC_SEQ_PMG_DVS_CMD 0x3630 |
| #define MC_SEQ_PMG_DVS_CMD_LP 0x3634 |
| #define MC_SEQ_DLL_STBY 0x3638 |
| #define MC_SEQ_DLL_STBY_LP 0x363c |
| |
| #define IH_RB_CNTL 0x3e00 |
| # define IH_RB_ENABLE (1 << 0) |
| # define IH_RB_SIZE(x) ((x) << 1) /* log2 */ |
| # define IH_RB_FULL_DRAIN_ENABLE (1 << 6) |
| # define IH_WPTR_WRITEBACK_ENABLE (1 << 8) |
| # define IH_WPTR_WRITEBACK_TIMER(x) ((x) << 9) /* log2 */ |
| # define IH_WPTR_OVERFLOW_ENABLE (1 << 16) |
| # define IH_WPTR_OVERFLOW_CLEAR (1 << 31) |
| #define IH_RB_BASE 0x3e04 |
| #define IH_RB_RPTR 0x3e08 |
| #define IH_RB_WPTR 0x3e0c |
| # define RB_OVERFLOW (1 << 0) |
| # define WPTR_OFFSET_MASK 0x3fffc |
| #define IH_RB_WPTR_ADDR_HI 0x3e10 |
| #define IH_RB_WPTR_ADDR_LO 0x3e14 |
| #define IH_CNTL 0x3e18 |
| # define ENABLE_INTR (1 << 0) |
| # define IH_MC_SWAP(x) ((x) << 1) |
| # define IH_MC_SWAP_NONE 0 |
| # define IH_MC_SWAP_16BIT 1 |
| # define IH_MC_SWAP_32BIT 2 |
| # define IH_MC_SWAP_64BIT 3 |
| # define RPTR_REARM (1 << 4) |
| # define MC_WRREQ_CREDIT(x) ((x) << 15) |
| # define MC_WR_CLEAN_CNT(x) ((x) << 20) |
| # define MC_VMID(x) ((x) << 25) |
| |
| #define BIF_LNCNT_RESET 0x5220 |
| # define RESET_LNCNT_EN (1 << 0) |
| |
| #define CONFIG_MEMSIZE 0x5428 |
| |
| #define INTERRUPT_CNTL 0x5468 |
| # define IH_DUMMY_RD_OVERRIDE (1 << 0) |
| # define IH_DUMMY_RD_EN (1 << 1) |
| # define IH_REQ_NONSNOOP_EN (1 << 3) |
| # define GEN_IH_INT_EN (1 << 8) |
| #define INTERRUPT_CNTL2 0x546c |
| |
| #define HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480 |
| |
| #define BIF_FB_EN 0x5490 |
| #define FB_READ_EN (1 << 0) |
| #define FB_WRITE_EN (1 << 1) |
| |
| #define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0 |
| |
| #define GPU_HDP_FLUSH_REQ 0x54DC |
| #define GPU_HDP_FLUSH_DONE 0x54E0 |
| #define CP0 (1 << 0) |
| #define CP1 (1 << 1) |
| #define CP2 (1 << 2) |
| #define CP3 (1 << 3) |
| #define CP4 (1 << 4) |
| #define CP5 (1 << 5) |
| #define CP6 (1 << 6) |
| #define CP7 (1 << 7) |
| #define CP8 (1 << 8) |
| #define CP9 (1 << 9) |
| #define SDMA0 (1 << 10) |
| #define SDMA1 (1 << 11) |
| |
| /* 0x6b04, 0x7704, 0x10304, 0x10f04, 0x11b04, 0x12704 */ |
| #define LB_MEMORY_CTRL 0x6b04 |
| #define LB_MEMORY_SIZE(x) ((x) << 0) |
| #define LB_MEMORY_CONFIG(x) ((x) << 20) |
| |
| #define DPG_WATERMARK_MASK_CONTROL 0x6cc8 |
| # define LATENCY_WATERMARK_MASK(x) ((x) << 8) |
| #define DPG_PIPE_LATENCY_CONTROL 0x6ccc |
| # define LATENCY_LOW_WATERMARK(x) ((x) << 0) |
| # define LATENCY_HIGH_WATERMARK(x) ((x) << 16) |
| |
| /* 0x6b24, 0x7724, 0x10324, 0x10f24, 0x11b24, 0x12724 */ |
| #define LB_VLINE_STATUS 0x6b24 |
| # define VLINE_OCCURRED (1 << 0) |
| # define VLINE_ACK (1 << 4) |
| # define VLINE_STAT (1 << 12) |
| # define VLINE_INTERRUPT (1 << 16) |
| # define VLINE_INTERRUPT_TYPE (1 << 17) |
| /* 0x6b2c, 0x772c, 0x1032c, 0x10f2c, 0x11b2c, 0x1272c */ |
| #define LB_VBLANK_STATUS 0x6b2c |
| # define VBLANK_OCCURRED (1 << 0) |
| # define VBLANK_ACK (1 << 4) |
| # define VBLANK_STAT (1 << 12) |
| # define VBLANK_INTERRUPT (1 << 16) |
| # define VBLANK_INTERRUPT_TYPE (1 << 17) |
| |
| /* 0x6b20, 0x7720, 0x10320, 0x10f20, 0x11b20, 0x12720 */ |
| #define LB_INTERRUPT_MASK 0x6b20 |
| # define VBLANK_INTERRUPT_MASK (1 << 0) |
| # define VLINE_INTERRUPT_MASK (1 << 4) |
| # define VLINE2_INTERRUPT_MASK (1 << 8) |
| |
| #define DISP_INTERRUPT_STATUS 0x60f4 |
| # define LB_D1_VLINE_INTERRUPT (1 << 2) |
| # define LB_D1_VBLANK_INTERRUPT (1 << 3) |
| # define DC_HPD1_INTERRUPT (1 << 17) |
| # define DC_HPD1_RX_INTERRUPT (1 << 18) |
| # define DACA_AUTODETECT_INTERRUPT (1 << 22) |
| # define DACB_AUTODETECT_INTERRUPT (1 << 23) |
| # define DC_I2C_SW_DONE_INTERRUPT (1 << 24) |
| # define DC_I2C_HW_DONE_INTERRUPT (1 << 25) |
| #define DISP_INTERRUPT_STATUS_CONTINUE 0x60f8 |
| # define LB_D2_VLINE_INTERRUPT (1 << 2) |
| # define LB_D2_VBLANK_INTERRUPT (1 << 3) |
| # define DC_HPD2_INTERRUPT (1 << 17) |
| # define DC_HPD2_RX_INTERRUPT (1 << 18) |
| # define DISP_TIMER_INTERRUPT (1 << 24) |
| #define DISP_INTERRUPT_STATUS_CONTINUE2 0x60fc |
| # define LB_D3_VLINE_INTERRUPT (1 << 2) |
| # define LB_D3_VBLANK_INTERRUPT (1 << 3) |
| # define DC_HPD3_INTERRUPT (1 << 17) |
| # define DC_HPD3_RX_INTERRUPT (1 << 18) |
| #define DISP_INTERRUPT_STATUS_CONTINUE3 0x6100 |
| # define LB_D4_VLINE_INTERRUPT (1 << 2) |
| # define LB_D4_VBLANK_INTERRUPT (1 << 3) |
| # define DC_HPD4_INTERRUPT (1 << 17) |
| # define DC_HPD4_RX_INTERRUPT (1 << 18) |
| #define DISP_INTERRUPT_STATUS_CONTINUE4 0x614c |
| # define LB_D5_VLINE_INTERRUPT (1 << 2) |
| # define LB_D5_VBLANK_INTERRUPT (1 << 3) |
| # define DC_HPD5_INTERRUPT (1 << 17) |
| # define DC_HPD5_RX_INTERRUPT (1 << 18) |
| #define DISP_INTERRUPT_STATUS_CONTINUE5 0x6150 |
| # define LB_D6_VLINE_INTERRUPT (1 << 2) |
| # define LB_D6_VBLANK_INTERRUPT (1 << 3) |
| # define DC_HPD6_INTERRUPT (1 << 17) |
| # define DC_HPD6_RX_INTERRUPT (1 << 18) |
| #define DISP_INTERRUPT_STATUS_CONTINUE6 0x6780 |
| |
| #define DAC_AUTODETECT_INT_CONTROL 0x67c8 |
| |
| #define DC_HPD1_INT_STATUS 0x601c |
| #define DC_HPD2_INT_STATUS 0x6028 |
| #define DC_HPD3_INT_STATUS 0x6034 |
| #define DC_HPD4_INT_STATUS 0x6040 |
| #define DC_HPD5_INT_STATUS 0x604c |
| #define DC_HPD6_INT_STATUS 0x6058 |
| # define DC_HPDx_INT_STATUS (1 << 0) |
| # define DC_HPDx_SENSE (1 << 1) |
| # define DC_HPDx_SENSE_DELAYED (1 << 4) |
| # define DC_HPDx_RX_INT_STATUS (1 << 8) |
| |
| #define DC_HPD1_INT_CONTROL 0x6020 |
| #define DC_HPD2_INT_CONTROL 0x602c |
| #define DC_HPD3_INT_CONTROL 0x6038 |
| #define DC_HPD4_INT_CONTROL 0x6044 |
| #define DC_HPD5_INT_CONTROL 0x6050 |
| #define DC_HPD6_INT_CONTROL 0x605c |
| # define DC_HPDx_INT_ACK (1 << 0) |
| # define DC_HPDx_INT_POLARITY (1 << 8) |
| # define DC_HPDx_INT_EN (1 << 16) |
| # define DC_HPDx_RX_INT_ACK (1 << 20) |
| # define DC_HPDx_RX_INT_EN (1 << 24) |
| |
| #define DC_HPD1_CONTROL 0x6024 |
| #define DC_HPD2_CONTROL 0x6030 |
| #define DC_HPD3_CONTROL 0x603c |
| #define DC_HPD4_CONTROL 0x6048 |
| #define DC_HPD5_CONTROL 0x6054 |
| #define DC_HPD6_CONTROL 0x6060 |
| # define DC_HPDx_CONNECTION_TIMER(x) ((x) << 0) |
| # define DC_HPDx_RX_INT_TIMER(x) ((x) << 16) |
| # define DC_HPDx_EN (1 << 28) |
| |
| #define DPG_PIPE_STUTTER_CONTROL 0x6cd4 |
| # define STUTTER_ENABLE (1 << 0) |
| |
| #define GRBM_CNTL 0x8000 |
| #define GRBM_READ_TIMEOUT(x) ((x) << 0) |
| |
| #define GRBM_STATUS2 0x8008 |
| #define ME0PIPE1_CMDFIFO_AVAIL_MASK 0x0000000F |
| #define ME0PIPE1_CF_RQ_PENDING (1 << 4) |
| #define ME0PIPE1_PF_RQ_PENDING (1 << 5) |
| #define ME1PIPE0_RQ_PENDING (1 << 6) |
| #define ME1PIPE1_RQ_PENDING (1 << 7) |
| #define ME1PIPE2_RQ_PENDING (1 << 8) |
| #define ME1PIPE3_RQ_PENDING (1 << 9) |
| #define ME2PIPE0_RQ_PENDING (1 << 10) |
| #define ME2PIPE1_RQ_PENDING (1 << 11) |
| #define ME2PIPE2_RQ_PENDING (1 << 12) |
| #define ME2PIPE3_RQ_PENDING (1 << 13) |
| #define RLC_RQ_PENDING (1 << 14) |
| #define RLC_BUSY (1 << 24) |
| #define TC_BUSY (1 << 25) |
| #define CPF_BUSY (1 << 28) |
| #define CPC_BUSY (1 << 29) |
| #define CPG_BUSY (1 << 30) |
| |
| #define GRBM_STATUS 0x8010 |
| #define ME0PIPE0_CMDFIFO_AVAIL_MASK 0x0000000F |
| #define SRBM_RQ_PENDING (1 << 5) |
| #define ME0PIPE0_CF_RQ_PENDING (1 << 7) |
| #define ME0PIPE0_PF_RQ_PENDING (1 << 8) |
| #define GDS_DMA_RQ_PENDING (1 << 9) |
| #define DB_CLEAN (1 << 12) |
| #define CB_CLEAN (1 << 13) |
| #define TA_BUSY (1 << 14) |
| #define GDS_BUSY (1 << 15) |
| #define WD_BUSY_NO_DMA (1 << 16) |
| #define VGT_BUSY (1 << 17) |
| #define IA_BUSY_NO_DMA (1 << 18) |
| #define IA_BUSY (1 << 19) |
| #define SX_BUSY (1 << 20) |
| #define WD_BUSY (1 << 21) |
| #define SPI_BUSY (1 << 22) |
| #define BCI_BUSY (1 << 23) |
| #define SC_BUSY (1 << 24) |
| #define PA_BUSY (1 << 25) |
| #define DB_BUSY (1 << 26) |
| #define CP_COHERENCY_BUSY (1 << 28) |
| #define CP_BUSY (1 << 29) |
| #define CB_BUSY (1 << 30) |
| #define GUI_ACTIVE (1 << 31) |
| #define GRBM_STATUS_SE0 0x8014 |
| #define GRBM_STATUS_SE1 0x8018 |
| #define GRBM_STATUS_SE2 0x8038 |
| #define GRBM_STATUS_SE3 0x803C |
| #define SE_DB_CLEAN (1 << 1) |
| #define SE_CB_CLEAN (1 << 2) |
| #define SE_BCI_BUSY (1 << 22) |
| #define SE_VGT_BUSY (1 << 23) |
| #define SE_PA_BUSY (1 << 24) |
| #define SE_TA_BUSY (1 << 25) |
| #define SE_SX_BUSY (1 << 26) |
| #define SE_SPI_BUSY (1 << 27) |
| #define SE_SC_BUSY (1 << 29) |
| #define SE_DB_BUSY (1 << 30) |
| #define SE_CB_BUSY (1 << 31) |
| |
| #define GRBM_SOFT_RESET 0x8020 |
| #define SOFT_RESET_CP (1 << 0) /* All CP blocks */ |
| #define SOFT_RESET_RLC (1 << 2) /* RLC */ |
| #define SOFT_RESET_GFX (1 << 16) /* GFX */ |
| #define SOFT_RESET_CPF (1 << 17) /* CP fetcher shared by gfx and compute */ |
| #define SOFT_RESET_CPC (1 << 18) /* CP Compute (MEC1/2) */ |
| #define SOFT_RESET_CPG (1 << 19) /* CP GFX (PFP, ME, CE) */ |
| |
| #define GRBM_INT_CNTL 0x8060 |
| # define RDERR_INT_ENABLE (1 << 0) |
| # define GUI_IDLE_INT_ENABLE (1 << 19) |
| |
| #define CP_CPC_STATUS 0x8210 |
| #define CP_CPC_BUSY_STAT 0x8214 |
| #define CP_CPC_STALLED_STAT1 0x8218 |
| #define CP_CPF_STATUS 0x821c |
| #define CP_CPF_BUSY_STAT 0x8220 |
| #define CP_CPF_STALLED_STAT1 0x8224 |
| |
| #define CP_MEC_CNTL 0x8234 |
| #define MEC_ME2_HALT (1 << 28) |
| #define MEC_ME1_HALT (1 << 30) |
| |
| #define CP_MEC_CNTL 0x8234 |
| #define MEC_ME2_HALT (1 << 28) |
| #define MEC_ME1_HALT (1 << 30) |
| |
| #define CP_STALLED_STAT3 0x8670 |
| #define CP_STALLED_STAT1 0x8674 |
| #define CP_STALLED_STAT2 0x8678 |
| |
| #define CP_STAT 0x8680 |
| |
| #define CP_ME_CNTL 0x86D8 |
| #define CP_CE_HALT (1 << 24) |
| #define CP_PFP_HALT (1 << 26) |
| #define CP_ME_HALT (1 << 28) |
| |
| #define CP_RB0_RPTR 0x8700 |
| #define CP_RB_WPTR_DELAY 0x8704 |
| #define CP_RB_WPTR_POLL_CNTL 0x8708 |
| #define IDLE_POLL_COUNT(x) ((x) << 16) |
| #define IDLE_POLL_COUNT_MASK (0xffff << 16) |
| |
| #define CP_MEQ_THRESHOLDS 0x8764 |
| #define MEQ1_START(x) ((x) << 0) |
| #define MEQ2_START(x) ((x) << 8) |
| |
| #define VGT_VTX_VECT_EJECT_REG 0x88B0 |
| |
| #define VGT_CACHE_INVALIDATION 0x88C4 |
| #define CACHE_INVALIDATION(x) ((x) << 0) |
| #define VC_ONLY 0 |
| #define TC_ONLY 1 |
| #define VC_AND_TC 2 |
| #define AUTO_INVLD_EN(x) ((x) << 6) |
| #define NO_AUTO 0 |
| #define ES_AUTO 1 |
| #define GS_AUTO 2 |
| #define ES_AND_GS_AUTO 3 |
| |
| #define VGT_GS_VERTEX_REUSE 0x88D4 |
| |
| #define CC_GC_SHADER_ARRAY_CONFIG 0x89bc |
| #define INACTIVE_CUS_MASK 0xFFFF0000 |
| #define INACTIVE_CUS_SHIFT 16 |
| #define GC_USER_SHADER_ARRAY_CONFIG 0x89c0 |
| |
| #define PA_CL_ENHANCE 0x8A14 |
| #define CLIP_VTX_REORDER_ENA (1 << 0) |
| #define NUM_CLIP_SEQ(x) ((x) << 1) |
| |
| #define PA_SC_FORCE_EOV_MAX_CNTS 0x8B24 |
| #define FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0) |
| #define FORCE_EOV_MAX_REZ_CNT(x) ((x) << 16) |
| |
| #define PA_SC_FIFO_SIZE 0x8BCC |
| #define SC_FRONTEND_PRIM_FIFO_SIZE(x) ((x) << 0) |
| #define SC_BACKEND_PRIM_FIFO_SIZE(x) ((x) << 6) |
| #define SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 15) |
| #define SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 23) |
| |
| #define PA_SC_ENHANCE 0x8BF0 |
| #define ENABLE_PA_SC_OUT_OF_ORDER (1 << 0) |
| #define DISABLE_PA_SC_GUIDANCE (1 << 13) |
| |
| #define SQ_CONFIG 0x8C00 |
| |
| #define SH_MEM_BASES 0x8C28 |
| /* if PTR32, these are the bases for scratch and lds */ |
| #define PRIVATE_BASE(x) ((x) << 0) /* scratch */ |
| #define SHARED_BASE(x) ((x) << 16) /* LDS */ |
| #define SH_MEM_APE1_BASE 0x8C2C |
| /* if PTR32, this is the base location of GPUVM */ |
| #define SH_MEM_APE1_LIMIT 0x8C30 |
| /* if PTR32, this is the upper limit of GPUVM */ |
| #define SH_MEM_CONFIG 0x8C34 |
| #define PTR32 (1 << 0) |
| #define ALIGNMENT_MODE(x) ((x) << 2) |
| #define SH_MEM_ALIGNMENT_MODE_DWORD 0 |
| #define SH_MEM_ALIGNMENT_MODE_DWORD_STRICT 1 |
| #define SH_MEM_ALIGNMENT_MODE_STRICT 2 |
| #define SH_MEM_ALIGNMENT_MODE_UNALIGNED 3 |
| #define DEFAULT_MTYPE(x) ((x) << 4) |
| #define APE1_MTYPE(x) ((x) << 7) |
| |
| #define SX_DEBUG_1 0x9060 |
| |
| #define SPI_CONFIG_CNTL 0x9100 |
| |
| #define SPI_CONFIG_CNTL_1 0x913C |
| #define VTX_DONE_DELAY(x) ((x) << 0) |
| #define INTERP_ONE_PRIM_PER_ROW (1 << 4) |
| |
| #define TA_CNTL_AUX 0x9508 |
| |
| #define DB_DEBUG 0x9830 |
| #define DB_DEBUG2 0x9834 |
| #define DB_DEBUG3 0x9838 |
| |
| #define CC_RB_BACKEND_DISABLE 0x98F4 |
| #define BACKEND_DISABLE(x) ((x) << 16) |
| #define GB_ADDR_CONFIG 0x98F8 |
| #define NUM_PIPES(x) ((x) << 0) |
| #define NUM_PIPES_MASK 0x00000007 |
| #define NUM_PIPES_SHIFT 0 |
| #define PIPE_INTERLEAVE_SIZE(x) ((x) << 4) |
| #define PIPE_INTERLEAVE_SIZE_MASK 0x00000070 |
| #define PIPE_INTERLEAVE_SIZE_SHIFT 4 |
| #define NUM_SHADER_ENGINES(x) ((x) << 12) |
| #define NUM_SHADER_ENGINES_MASK 0x00003000 |
| #define NUM_SHADER_ENGINES_SHIFT 12 |
| #define SHADER_ENGINE_TILE_SIZE(x) ((x) << 16) |
| #define SHADER_ENGINE_TILE_SIZE_MASK 0x00070000 |
| #define SHADER_ENGINE_TILE_SIZE_SHIFT 16 |
| #define ROW_SIZE(x) ((x) << 28) |
| #define ROW_SIZE_MASK 0x30000000 |
| #define ROW_SIZE_SHIFT 28 |
| |
| #define GB_TILE_MODE0 0x9910 |
| # define ARRAY_MODE(x) ((x) << 2) |
| # define ARRAY_LINEAR_GENERAL 0 |
| # define ARRAY_LINEAR_ALIGNED 1 |
| # define ARRAY_1D_TILED_THIN1 2 |
| # define ARRAY_2D_TILED_THIN1 4 |
| # define ARRAY_PRT_TILED_THIN1 5 |
| # define ARRAY_PRT_2D_TILED_THIN1 6 |
| # define PIPE_CONFIG(x) ((x) << 6) |
| # define ADDR_SURF_P2 0 |
| # define ADDR_SURF_P4_8x16 4 |
| # define ADDR_SURF_P4_16x16 5 |
| # define ADDR_SURF_P4_16x32 6 |
| # define ADDR_SURF_P4_32x32 7 |
| # define ADDR_SURF_P8_16x16_8x16 8 |
| # define ADDR_SURF_P8_16x32_8x16 9 |
| # define ADDR_SURF_P8_32x32_8x16 10 |
| # define ADDR_SURF_P8_16x32_16x16 11 |
| # define ADDR_SURF_P8_32x32_16x16 12 |
| # define ADDR_SURF_P8_32x32_16x32 13 |
| # define ADDR_SURF_P8_32x64_32x32 14 |
| # define TILE_SPLIT(x) ((x) << 11) |
| # define ADDR_SURF_TILE_SPLIT_64B 0 |
| # define ADDR_SURF_TILE_SPLIT_128B 1 |
| # define ADDR_SURF_TILE_SPLIT_256B 2 |
| # define ADDR_SURF_TILE_SPLIT_512B 3 |
| # define ADDR_SURF_TILE_SPLIT_1KB 4 |
| # define ADDR_SURF_TILE_SPLIT_2KB 5 |
| # define ADDR_SURF_TILE_SPLIT_4KB 6 |
| # define MICRO_TILE_MODE_NEW(x) ((x) << 22) |
| # define ADDR_SURF_DISPLAY_MICRO_TILING 0 |
| # define ADDR_SURF_THIN_MICRO_TILING 1 |
| # define ADDR_SURF_DEPTH_MICRO_TILING 2 |
| # define ADDR_SURF_ROTATED_MICRO_TILING 3 |
| # define SAMPLE_SPLIT(x) ((x) << 25) |
| # define ADDR_SURF_SAMPLE_SPLIT_1 0 |
| # define ADDR_SURF_SAMPLE_SPLIT_2 1 |
| # define ADDR_SURF_SAMPLE_SPLIT_4 2 |
| # define ADDR_SURF_SAMPLE_SPLIT_8 3 |
| |
| #define GB_MACROTILE_MODE0 0x9990 |
| # define BANK_WIDTH(x) ((x) << 0) |
| # define ADDR_SURF_BANK_WIDTH_1 0 |
| # define ADDR_SURF_BANK_WIDTH_2 1 |
| # define ADDR_SURF_BANK_WIDTH_4 2 |
| # define ADDR_SURF_BANK_WIDTH_8 3 |
| # define BANK_HEIGHT(x) ((x) << 2) |
| # define ADDR_SURF_BANK_HEIGHT_1 0 |
| # define ADDR_SURF_BANK_HEIGHT_2 1 |
| # define ADDR_SURF_BANK_HEIGHT_4 2 |
| # define ADDR_SURF_BANK_HEIGHT_8 3 |
| # define MACRO_TILE_ASPECT(x) ((x) << 4) |
| # define ADDR_SURF_MACRO_ASPECT_1 0 |
| # define ADDR_SURF_MACRO_ASPECT_2 1 |
| # define ADDR_SURF_MACRO_ASPECT_4 2 |
| # define ADDR_SURF_MACRO_ASPECT_8 3 |
| # define NUM_BANKS(x) ((x) << 6) |
| # define ADDR_SURF_2_BANK 0 |
| # define ADDR_SURF_4_BANK 1 |
| # define ADDR_SURF_8_BANK 2 |
| # define ADDR_SURF_16_BANK 3 |
| |
| #define CB_HW_CONTROL 0x9A10 |
| |
| #define GC_USER_RB_BACKEND_DISABLE 0x9B7C |
| #define BACKEND_DISABLE_MASK 0x00FF0000 |
| #define BACKEND_DISABLE_SHIFT 16 |
| |
| #define TCP_CHAN_STEER_LO 0xac0c |
| #define TCP_CHAN_STEER_HI 0xac10 |
| |
| #define TC_CFG_L1_LOAD_POLICY0 0xAC68 |
| #define TC_CFG_L1_LOAD_POLICY1 0xAC6C |
| #define TC_CFG_L1_STORE_POLICY 0xAC70 |
| #define TC_CFG_L2_LOAD_POLICY0 0xAC74 |
| #define TC_CFG_L2_LOAD_POLICY1 0xAC78 |
| #define TC_CFG_L2_STORE_POLICY0 0xAC7C |
| #define TC_CFG_L2_STORE_POLICY1 0xAC80 |
| #define TC_CFG_L2_ATOMIC_POLICY 0xAC84 |
| #define TC_CFG_L1_VOLATILE 0xAC88 |
| #define TC_CFG_L2_VOLATILE 0xAC8C |
| |
| #define CP_RB0_BASE 0xC100 |
| #define CP_RB0_CNTL 0xC104 |
| #define RB_BUFSZ(x) ((x) << 0) |
| #define RB_BLKSZ(x) ((x) << 8) |
| #define BUF_SWAP_32BIT (2 << 16) |
| #define RB_NO_UPDATE (1 << 27) |
| #define RB_RPTR_WR_ENA (1 << 31) |
| |
| #define CP_RB0_RPTR_ADDR 0xC10C |
| #define RB_RPTR_SWAP_32BIT (2 << 0) |
| #define CP_RB0_RPTR_ADDR_HI 0xC110 |
| #define CP_RB0_WPTR 0xC114 |
| |
| #define CP_DEVICE_ID 0xC12C |
| #define CP_ENDIAN_SWAP 0xC140 |
| #define CP_RB_VMID 0xC144 |
| |
| #define CP_PFP_UCODE_ADDR 0xC150 |
| #define CP_PFP_UCODE_DATA 0xC154 |
| #define CP_ME_RAM_RADDR 0xC158 |
| #define CP_ME_RAM_WADDR 0xC15C |
| #define CP_ME_RAM_DATA 0xC160 |
| |
| #define CP_CE_UCODE_ADDR 0xC168 |
| #define CP_CE_UCODE_DATA 0xC16C |
| #define CP_MEC_ME1_UCODE_ADDR 0xC170 |
| #define CP_MEC_ME1_UCODE_DATA 0xC174 |
| #define CP_MEC_ME2_UCODE_ADDR 0xC178 |
| #define CP_MEC_ME2_UCODE_DATA 0xC17C |
| |
| #define CP_INT_CNTL_RING0 0xC1A8 |
| # define CNTX_BUSY_INT_ENABLE (1 << 19) |
| # define CNTX_EMPTY_INT_ENABLE (1 << 20) |
| # define PRIV_INSTR_INT_ENABLE (1 << 22) |
| # define PRIV_REG_INT_ENABLE (1 << 23) |
| # define TIME_STAMP_INT_ENABLE (1 << 26) |
| # define CP_RINGID2_INT_ENABLE (1 << 29) |
| # define CP_RINGID1_INT_ENABLE (1 << 30) |
| # define CP_RINGID0_INT_ENABLE (1 << 31) |
| |
| #define CP_INT_STATUS_RING0 0xC1B4 |
| # define PRIV_INSTR_INT_STAT (1 << 22) |
| # define PRIV_REG_INT_STAT (1 << 23) |
| # define TIME_STAMP_INT_STAT (1 << 26) |
| # define CP_RINGID2_INT_STAT (1 << 29) |
| # define CP_RINGID1_INT_STAT (1 << 30) |
| # define CP_RINGID0_INT_STAT (1 << 31) |
| |
| #define CP_MEM_SLP_CNTL 0xC1E4 |
| # define CP_MEM_LS_EN (1 << 0) |
| |
| #define CP_CPF_DEBUG 0xC200 |
| |
| #define CP_PQ_WPTR_POLL_CNTL 0xC20C |
| #define WPTR_POLL_EN (1 << 31) |
| |
| #define CP_ME1_PIPE0_INT_CNTL 0xC214 |
| #define CP_ME1_PIPE1_INT_CNTL 0xC218 |
| #define CP_ME1_PIPE2_INT_CNTL 0xC21C |
| #define CP_ME1_PIPE3_INT_CNTL 0xC220 |
| #define CP_ME2_PIPE0_INT_CNTL 0xC224 |
| #define CP_ME2_PIPE1_INT_CNTL 0xC228 |
| #define CP_ME2_PIPE2_INT_CNTL 0xC22C |
| #define CP_ME2_PIPE3_INT_CNTL 0xC230 |
| # define DEQUEUE_REQUEST_INT_ENABLE (1 << 13) |
| # define WRM_POLL_TIMEOUT_INT_ENABLE (1 << 17) |
| # define PRIV_REG_INT_ENABLE (1 << 23) |
| # define TIME_STAMP_INT_ENABLE (1 << 26) |
| # define GENERIC2_INT_ENABLE (1 << 29) |
| # define GENERIC1_INT_ENABLE (1 << 30) |
| # define GENERIC0_INT_ENABLE (1 << 31) |
| #define CP_ME1_PIPE0_INT_STATUS 0xC214 |
| #define CP_ME1_PIPE1_INT_STATUS 0xC218 |
| #define CP_ME1_PIPE2_INT_STATUS 0xC21C |
| #define CP_ME1_PIPE3_INT_STATUS 0xC220 |
| #define CP_ME2_PIPE0_INT_STATUS 0xC224 |
| #define CP_ME2_PIPE1_INT_STATUS 0xC228 |
| #define CP_ME2_PIPE2_INT_STATUS 0xC22C |
| #define CP_ME2_PIPE3_INT_STATUS 0xC230 |
| # define DEQUEUE_REQUEST_INT_STATUS (1 << 13) |
| # define WRM_POLL_TIMEOUT_INT_STATUS (1 << 17) |
| # define PRIV_REG_INT_STATUS (1 << 23) |
| # define TIME_STAMP_INT_STATUS (1 << 26) |
| # define GENERIC2_INT_STATUS (1 << 29) |
| # define GENERIC1_INT_STATUS (1 << 30) |
| # define GENERIC0_INT_STATUS (1 << 31) |
| |
| #define CP_MAX_CONTEXT 0xC2B8 |
| |
| #define CP_RB0_BASE_HI 0xC2C4 |
| |
| #define RLC_CNTL 0xC300 |
| # define RLC_ENABLE (1 << 0) |
| |
| #define RLC_MC_CNTL 0xC30C |
| |
| #define RLC_MEM_SLP_CNTL 0xC318 |
| # define RLC_MEM_LS_EN (1 << 0) |
| |
| #define RLC_LB_CNTR_MAX 0xC348 |
| |
| #define RLC_LB_CNTL 0xC364 |
| # define LOAD_BALANCE_ENABLE (1 << 0) |
| |
| #define RLC_LB_CNTR_INIT 0xC36C |
| |
| #define RLC_SAVE_AND_RESTORE_BASE 0xC374 |
| #define RLC_DRIVER_DMA_STATUS 0xC378 /* dGPU */ |
| #define RLC_CP_TABLE_RESTORE 0xC378 /* APU */ |
| #define RLC_PG_DELAY_2 0xC37C |
| |
| #define RLC_GPM_UCODE_ADDR 0xC388 |
| #define RLC_GPM_UCODE_DATA 0xC38C |
| #define RLC_GPU_CLOCK_COUNT_LSB 0xC390 |
| #define RLC_GPU_CLOCK_COUNT_MSB 0xC394 |
| #define RLC_CAPTURE_GPU_CLOCK_COUNT 0xC398 |
| #define RLC_UCODE_CNTL 0xC39C |
| |
| #define RLC_GPM_STAT 0xC400 |
| # define RLC_GPM_BUSY (1 << 0) |
| # define GFX_POWER_STATUS (1 << 1) |
| # define GFX_CLOCK_STATUS (1 << 2) |
| |
| #define RLC_PG_CNTL 0xC40C |
| # define GFX_PG_ENABLE (1 << 0) |
| # define GFX_PG_SRC (1 << 1) |
| # define DYN_PER_CU_PG_ENABLE (1 << 2) |
| # define STATIC_PER_CU_PG_ENABLE (1 << 3) |
| # define DISABLE_GDS_PG (1 << 13) |
| # define DISABLE_CP_PG (1 << 15) |
| # define SMU_CLK_SLOWDOWN_ON_PU_ENABLE (1 << 17) |
| # define SMU_CLK_SLOWDOWN_ON_PD_ENABLE (1 << 18) |
| |
| #define RLC_CGTT_MGCG_OVERRIDE 0xC420 |
| #define RLC_CGCG_CGLS_CTRL 0xC424 |
| # define CGCG_EN (1 << 0) |
| # define CGLS_EN (1 << 1) |
| |
| #define RLC_PG_DELAY 0xC434 |
| |
| #define RLC_LB_INIT_CU_MASK 0xC43C |
| |
| #define RLC_LB_PARAMS 0xC444 |
| |
| #define RLC_PG_AO_CU_MASK 0xC44C |
| |
| #define RLC_MAX_PG_CU 0xC450 |
| # define MAX_PU_CU(x) ((x) << 0) |
| # define MAX_PU_CU_MASK (0xff << 0) |
| #define RLC_AUTO_PG_CTRL 0xC454 |
| # define AUTO_PG_EN (1 << 0) |
| # define GRBM_REG_SGIT(x) ((x) << 3) |
| # define GRBM_REG_SGIT_MASK (0xffff << 3) |
| |
| #define RLC_SERDES_WR_CU_MASTER_MASK 0xC474 |
| #define RLC_SERDES_WR_NONCU_MASTER_MASK 0xC478 |
| #define RLC_SERDES_WR_CTRL 0xC47C |
| #define BPM_ADDR(x) ((x) << 0) |
| #define BPM_ADDR_MASK (0xff << 0) |
| #define CGLS_ENABLE (1 << 16) |
| #define CGCG_OVERRIDE_0 (1 << 20) |
| #define MGCG_OVERRIDE_0 (1 << 22) |
| #define MGCG_OVERRIDE_1 (1 << 23) |
| |
| #define RLC_SERDES_CU_MASTER_BUSY 0xC484 |
| #define RLC_SERDES_NONCU_MASTER_BUSY 0xC488 |
| # define SE_MASTER_BUSY_MASK 0x0000ffff |
| # define GC_MASTER_BUSY (1 << 16) |
| # define TC0_MASTER_BUSY (1 << 17) |
| # define TC1_MASTER_BUSY (1 << 18) |
| |
| #define RLC_GPM_SCRATCH_ADDR 0xC4B0 |
| #define RLC_GPM_SCRATCH_DATA 0xC4B4 |
| |
| #define RLC_GPR_REG2 0xC4E8 |
| #define REQ 0x00000001 |
| #define MESSAGE(x) ((x) << 1) |
| #define MESSAGE_MASK 0x0000001e |
| #define MSG_ENTER_RLC_SAFE_MODE 1 |
| #define MSG_EXIT_RLC_SAFE_MODE 0 |
| |
| #define CP_HPD_EOP_BASE_ADDR 0xC904 |
| #define CP_HPD_EOP_BASE_ADDR_HI 0xC908 |
| #define CP_HPD_EOP_VMID 0xC90C |
| #define CP_HPD_EOP_CONTROL 0xC910 |
| #define EOP_SIZE(x) ((x) << 0) |
| #define EOP_SIZE_MASK (0x3f << 0) |
| #define CP_MQD_BASE_ADDR 0xC914 |
| #define CP_MQD_BASE_ADDR_HI 0xC918 |
| #define CP_HQD_ACTIVE 0xC91C |
| #define CP_HQD_VMID 0xC920 |
| |
| #define CP_HQD_PQ_BASE 0xC934 |
| #define CP_HQD_PQ_BASE_HI 0xC938 |
| #define CP_HQD_PQ_RPTR 0xC93C |
| #define CP_HQD_PQ_RPTR_REPORT_ADDR 0xC940 |
| #define CP_HQD_PQ_RPTR_REPORT_ADDR_HI 0xC944 |
| #define CP_HQD_PQ_WPTR_POLL_ADDR 0xC948 |
| #define CP_HQD_PQ_WPTR_POLL_ADDR_HI 0xC94C |
| #define CP_HQD_PQ_DOORBELL_CONTROL 0xC950 |
| #define DOORBELL_OFFSET(x) ((x) << 2) |
| #define DOORBELL_OFFSET_MASK (0x1fffff << 2) |
| #define DOORBELL_SOURCE (1 << 28) |
| #define DOORBELL_SCHD_HIT (1 << 29) |
| #define DOORBELL_EN (1 << 30) |
| #define DOORBELL_HIT (1 << 31) |
| #define CP_HQD_PQ_WPTR 0xC954 |
| #define CP_HQD_PQ_CONTROL 0xC958 |
| #define QUEUE_SIZE(x) ((x) << 0) |
| #define QUEUE_SIZE_MASK (0x3f << 0) |
| #define RPTR_BLOCK_SIZE(x) ((x) << 8) |
| #define RPTR_BLOCK_SIZE_MASK (0x3f << 8) |
| #define PQ_VOLATILE (1 << 26) |
| #define NO_UPDATE_RPTR (1 << 27) |
| #define UNORD_DISPATCH (1 << 28) |
| #define ROQ_PQ_IB_FLIP (1 << 29) |
| #define PRIV_STATE (1 << 30) |
| #define KMD_QUEUE (1 << 31) |
| |
| #define CP_HQD_DEQUEUE_REQUEST 0xC974 |
| |
| #define CP_MQD_CONTROL 0xC99C |
| #define MQD_VMID(x) ((x) << 0) |
| #define MQD_VMID_MASK (0xf << 0) |
| |
| #define DB_RENDER_CONTROL 0x28000 |
| |
| #define PA_SC_RASTER_CONFIG 0x28350 |
| # define RASTER_CONFIG_RB_MAP_0 0 |
| # define RASTER_CONFIG_RB_MAP_1 1 |
| # define RASTER_CONFIG_RB_MAP_2 2 |
| # define RASTER_CONFIG_RB_MAP_3 3 |
| |
| #define VGT_EVENT_INITIATOR 0x28a90 |
| # define SAMPLE_STREAMOUTSTATS1 (1 << 0) |
| # define SAMPLE_STREAMOUTSTATS2 (2 << 0) |
| # define SAMPLE_STREAMOUTSTATS3 (3 << 0) |
| # define CACHE_FLUSH_TS (4 << 0) |
| # define CACHE_FLUSH (6 << 0) |
| # define CS_PARTIAL_FLUSH (7 << 0) |
| # define VGT_STREAMOUT_RESET (10 << 0) |
| # define END_OF_PIPE_INCR_DE (11 << 0) |
| # define END_OF_PIPE_IB_END (12 << 0) |
| # define RST_PIX_CNT (13 << 0) |
| # define VS_PARTIAL_FLUSH (15 << 0) |
| # define PS_PARTIAL_FLUSH (16 << 0) |
| # define CACHE_FLUSH_AND_INV_TS_EVENT (20 << 0) |
| # define ZPASS_DONE (21 << 0) |
| # define CACHE_FLUSH_AND_INV_EVENT (22 << 0) |
| # define PERFCOUNTER_START (23 << 0) |
| # define PERFCOUNTER_STOP (24 << 0) |
| # define PIPELINESTAT_START (25 << 0) |
| # define PIPELINESTAT_STOP (26 << 0) |
| # define PERFCOUNTER_SAMPLE (27 << 0) |
| # define SAMPLE_PIPELINESTAT (30 << 0) |
| # define SO_VGT_STREAMOUT_FLUSH (31 << 0) |
| # define SAMPLE_STREAMOUTSTATS (32 << 0) |
| # define RESET_VTX_CNT (33 << 0) |
| # define VGT_FLUSH (36 << 0) |
| # define BOTTOM_OF_PIPE_TS (40 << 0) |
| # define DB_CACHE_FLUSH_AND_INV (42 << 0) |
| # define FLUSH_AND_INV_DB_DATA_TS (43 << 0) |
| # define FLUSH_AND_INV_DB_META (44 << 0) |
| # define FLUSH_AND_INV_CB_DATA_TS (45 << 0) |
| # define FLUSH_AND_INV_CB_META (46 << 0) |
| # define CS_DONE (47 << 0) |
| # define PS_DONE (48 << 0) |
| # define FLUSH_AND_INV_CB_PIXEL_DATA (49 << 0) |
| # define THREAD_TRACE_START (51 << 0) |
| # define THREAD_TRACE_STOP (52 << 0) |
| # define THREAD_TRACE_FLUSH (54 << 0) |
| # define THREAD_TRACE_FINISH (55 << 0) |
| # define PIXEL_PIPE_STAT_CONTROL (56 << 0) |
| # define PIXEL_PIPE_STAT_DUMP (57 << 0) |
| # define PIXEL_PIPE_STAT_RESET (58 << 0) |
| |
| #define SCRATCH_REG0 0x30100 |
| #define SCRATCH_REG1 0x30104 |
| #define SCRATCH_REG2 0x30108 |
| #define SCRATCH_REG3 0x3010C |
| #define SCRATCH_REG4 0x30110 |
| #define SCRATCH_REG5 0x30114 |
| #define SCRATCH_REG6 0x30118 |
| #define SCRATCH_REG7 0x3011C |
| |
| #define SCRATCH_UMSK 0x30140 |
| #define SCRATCH_ADDR 0x30144 |
| |
| #define CP_SEM_WAIT_TIMER 0x301BC |
| |
| #define CP_SEM_INCOMPLETE_TIMER_CNTL 0x301C8 |
| |
| #define CP_WAIT_REG_MEM_TIMEOUT 0x301D0 |
| |
| #define GRBM_GFX_INDEX 0x30800 |
| #define INSTANCE_INDEX(x) ((x) << 0) |
| #define SH_INDEX(x) ((x) << 8) |
| #define SE_INDEX(x) ((x) << 16) |
| #define SH_BROADCAST_WRITES (1 << 29) |
| #define INSTANCE_BROADCAST_WRITES (1 << 30) |
| #define SE_BROADCAST_WRITES (1 << 31) |
| |
| #define VGT_ESGS_RING_SIZE 0x30900 |
| #define VGT_GSVS_RING_SIZE 0x30904 |
| #define VGT_PRIMITIVE_TYPE 0x30908 |
| #define VGT_INDEX_TYPE 0x3090C |
| |
| #define VGT_NUM_INDICES 0x30930 |
| #define VGT_NUM_INSTANCES 0x30934 |
| #define VGT_TF_RING_SIZE 0x30938 |
| #define VGT_HS_OFFCHIP_PARAM 0x3093C |
| #define VGT_TF_MEMORY_BASE 0x30940 |
| |
| #define PA_SU_LINE_STIPPLE_VALUE 0x30a00 |
| #define PA_SC_LINE_STIPPLE_STATE 0x30a04 |
| |
| #define SQC_CACHES 0x30d20 |
| |
| #define CP_PERFMON_CNTL 0x36020 |
| |
| #define CGTS_SM_CTRL_REG 0x3c000 |
| #define SM_MODE(x) ((x) << 17) |
| #define SM_MODE_MASK (0x7 << 17) |
| #define SM_MODE_ENABLE (1 << 20) |
| #define CGTS_OVERRIDE (1 << 21) |
| #define CGTS_LS_OVERRIDE (1 << 22) |
| #define ON_MONITOR_ADD_EN (1 << 23) |
| #define ON_MONITOR_ADD(x) ((x) << 24) |
| #define ON_MONITOR_ADD_MASK (0xff << 24) |
| |
| #define CGTS_TCC_DISABLE 0x3c00c |
| #define CGTS_USER_TCC_DISABLE 0x3c010 |
| #define TCC_DISABLE_MASK 0xFFFF0000 |
| #define TCC_DISABLE_SHIFT 16 |
| |
| #define CB_CGTT_SCLK_CTRL 0x3c2a0 |
| |
| /* |
| * PM4 |
| */ |
| #define PACKET_TYPE0 0 |
| #define PACKET_TYPE1 1 |
| #define PACKET_TYPE2 2 |
| #define PACKET_TYPE3 3 |
| |
| #define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3) |
| #define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF) |
| #define CP_PACKET0_GET_REG(h) (((h) & 0xFFFF) << 2) |
| #define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF) |
| #define PACKET0(reg, n) ((PACKET_TYPE0 << 30) | \ |
| (((reg) >> 2) & 0xFFFF) | \ |
| ((n) & 0x3FFF) << 16) |
| #define CP_PACKET2 0x80000000 |
| #define PACKET2_PAD_SHIFT 0 |
| #define PACKET2_PAD_MASK (0x3fffffff << 0) |
| |
| #define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v))) |
| |
| #define PACKET3(op, n) ((PACKET_TYPE3 << 30) | \ |
| (((op) & 0xFF) << 8) | \ |
| ((n) & 0x3FFF) << 16) |
| |
| #define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1) |
| |
| /* Packet 3 types */ |
| #define PACKET3_NOP 0x10 |
| #define PACKET3_SET_BASE 0x11 |
| #define PACKET3_BASE_INDEX(x) ((x) << 0) |
| #define CE_PARTITION_BASE 3 |
| #define PACKET3_CLEAR_STATE 0x12 |
| #define PACKET3_INDEX_BUFFER_SIZE 0x13 |
| #define PACKET3_DISPATCH_DIRECT 0x15 |
| #define PACKET3_DISPATCH_INDIRECT 0x16 |
| #define PACKET3_ATOMIC_GDS 0x1D |
| #define PACKET3_ATOMIC_MEM 0x1E |
| #define PACKET3_OCCLUSION_QUERY 0x1F |
| #define PACKET3_SET_PREDICATION 0x20 |
| #define PACKET3_REG_RMW 0x21 |
| #define PACKET3_COND_EXEC 0x22 |
| #define PACKET3_PRED_EXEC 0x23 |
| #define PACKET3_DRAW_INDIRECT 0x24 |
| #define PACKET3_DRAW_INDEX_INDIRECT 0x25 |
| #define PACKET3_INDEX_BASE 0x26 |
| #define PACKET3_DRAW_INDEX_2 0x27 |
| #define PACKET3_CONTEXT_CONTROL 0x28 |
| #define PACKET3_INDEX_TYPE 0x2A |
| #define PACKET3_DRAW_INDIRECT_MULTI 0x2C |
| #define PACKET3_DRAW_INDEX_AUTO 0x2D |
| #define PACKET3_NUM_INSTANCES 0x2F |
| #define PACKET3_DRAW_INDEX_MULTI_AUTO 0x30 |
| #define PACKET3_INDIRECT_BUFFER_CONST 0x33 |
| #define PACKET3_STRMOUT_BUFFER_UPDATE 0x34 |
| #define PACKET3_DRAW_INDEX_OFFSET_2 0x35 |
| #define PACKET3_DRAW_PREAMBLE 0x36 |
| #define PACKET3_WRITE_DATA 0x37 |
| #define WRITE_DATA_DST_SEL(x) ((x) << 8) |
| /* 0 - register |
| * 1 - memory (sync - via GRBM) |
| * 2 - gl2 |
| * 3 - gds |
| * 4 - reserved |
| * 5 - memory (async - direct) |
| */ |
| #define WR_ONE_ADDR (1 << 16) |
| #define WR_CONFIRM (1 << 20) |
| #define WRITE_DATA_CACHE_POLICY(x) ((x) << 25) |
| /* 0 - LRU |
| * 1 - Stream |
| */ |
| #define WRITE_DATA_ENGINE_SEL(x) ((x) << 30) |
| /* 0 - me |
| * 1 - pfp |
| * 2 - ce |
| */ |
| #define PACKET3_DRAW_INDEX_INDIRECT_MULTI 0x38 |
| #define PACKET3_MEM_SEMAPHORE 0x39 |
| # define PACKET3_SEM_USE_MAILBOX (0x1 << 16) |
| # define PACKET3_SEM_SEL_SIGNAL_TYPE (0x1 << 20) /* 0 = increment, 1 = write 1 */ |
| # define PACKET3_SEM_CLIENT_CODE ((x) << 24) /* 0 = CP, 1 = CB, 2 = DB */ |
| # define PACKET3_SEM_SEL_SIGNAL (0x6 << 29) |
| # define PACKET3_SEM_SEL_WAIT (0x7 << 29) |
| #define PACKET3_COPY_DW 0x3B |
| #define PACKET3_WAIT_REG_MEM 0x3C |
| #define WAIT_REG_MEM_FUNCTION(x) ((x) << 0) |
| /* 0 - always |
| * 1 - < |
| * 2 - <= |
| * 3 - == |
| * 4 - != |
| * 5 - >= |
| * 6 - > |
| */ |
| #define WAIT_REG_MEM_MEM_SPACE(x) ((x) << 4) |
| /* 0 - reg |
| * 1 - mem |
| */ |
| #define WAIT_REG_MEM_OPERATION(x) ((x) << 6) |
| /* 0 - wait_reg_mem |
| * 1 - wr_wait_wr_reg |
| */ |
| #define WAIT_REG_MEM_ENGINE(x) ((x) << 8) |
| /* 0 - me |
| * 1 - pfp |
| */ |
| #define PACKET3_INDIRECT_BUFFER 0x3F |
| #define INDIRECT_BUFFER_TCL2_VOLATILE (1 << 22) |
| #define INDIRECT_BUFFER_VALID (1 << 23) |
| #define INDIRECT_BUFFER_CACHE_POLICY(x) ((x) << 28) |
| /* 0 - LRU |
| * 1 - Stream |
| * 2 - Bypass |
| */ |
| #define PACKET3_COPY_DATA 0x40 |
| #define PACKET3_PFP_SYNC_ME 0x42 |
| #define PACKET3_SURFACE_SYNC 0x43 |
| # define PACKET3_DEST_BASE_0_ENA (1 << 0) |
| # define PACKET3_DEST_BASE_1_ENA (1 << 1) |
| # define PACKET3_CB0_DEST_BASE_ENA (1 << 6) |
| # define PACKET3_CB1_DEST_BASE_ENA (1 << 7) |
| # define PACKET3_CB2_DEST_BASE_ENA (1 << 8) |
| # define PACKET3_CB3_DEST_BASE_ENA (1 << 9) |
| # define PACKET3_CB4_DEST_BASE_ENA (1 << 10) |
| # define PACKET3_CB5_DEST_BASE_ENA (1 << 11) |
| # define PACKET3_CB6_DEST_BASE_ENA (1 << 12) |
| # define PACKET3_CB7_DEST_BASE_ENA (1 << 13) |
| # define PACKET3_DB_DEST_BASE_ENA (1 << 14) |
| # define PACKET3_TCL1_VOL_ACTION_ENA (1 << 15) |
| # define PACKET3_TC_VOL_ACTION_ENA (1 << 16) /* L2 */ |
| # define PACKET3_TC_WB_ACTION_ENA (1 << 18) /* L2 */ |
| # define PACKET3_DEST_BASE_2_ENA (1 << 19) |
| # define PACKET3_DEST_BASE_3_ENA (1 << 21) |
| # define PACKET3_TCL1_ACTION_ENA (1 << 22) |
| # define PACKET3_TC_ACTION_ENA (1 << 23) /* L2 */ |
| # define PACKET3_CB_ACTION_ENA (1 << 25) |
| # define PACKET3_DB_ACTION_ENA (1 << 26) |
| # define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27) |
| # define PACKET3_SH_KCACHE_VOL_ACTION_ENA (1 << 28) |
| # define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29) |
| #define PACKET3_COND_WRITE 0x45 |
| #define PACKET3_EVENT_WRITE 0x46 |
| #define EVENT_TYPE(x) ((x) << 0) |
| #define EVENT_INDEX(x) ((x) << 8) |
| /* 0 - any non-TS event |
| * 1 - ZPASS_DONE, PIXEL_PIPE_STAT_* |
| * 2 - SAMPLE_PIPELINESTAT |
| * 3 - SAMPLE_STREAMOUTSTAT* |
| * 4 - *S_PARTIAL_FLUSH |
| * 5 - EOP events |
| * 6 - EOS events |
| */ |
| #define PACKET3_EVENT_WRITE_EOP 0x47 |
| #define EOP_TCL1_VOL_ACTION_EN (1 << 12) |
| #define EOP_TC_VOL_ACTION_EN (1 << 13) /* L2 */ |
| #define EOP_TC_WB_ACTION_EN (1 << 15) /* L2 */ |
| #define EOP_TCL1_ACTION_EN (1 << 16) |
| #define EOP_TC_ACTION_EN (1 << 17) /* L2 */ |
| #define EOP_CACHE_POLICY(x) ((x) << 25) |
| /* 0 - LRU |
| * 1 - Stream |
| * 2 - Bypass |
| */ |
| #define EOP_TCL2_VOLATILE (1 << 27) |
| #define DATA_SEL(x) ((x) << 29) |
| /* 0 - discard |
| * 1 - send low 32bit data |
| * 2 - send 64bit data |
| * 3 - send 64bit GPU counter value |
| * 4 - send 64bit sys counter value |
| */ |
| #define INT_SEL(x) ((x) << 24) |
| /* 0 - none |
| * 1 - interrupt only (DATA_SEL = 0) |
| * 2 - interrupt when data write is confirmed |
| */ |
| #define DST_SEL(x) ((x) << 16) |
| /* 0 - MC |
| * 1 - TC/L2 |
| */ |
| #define PACKET3_EVENT_WRITE_EOS 0x48 |
| #define PACKET3_RELEASE_MEM 0x49 |
| #define PACKET3_PREAMBLE_CNTL 0x4A |
| # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) |
| # define PACKET3_PREAMBLE_END_CLEAR_STATE (3 << 28) |
| #define PACKET3_DMA_DATA 0x50 |
| #define PACKET3_AQUIRE_MEM 0x58 |
| #define PACKET3_REWIND 0x59 |
| #define PACKET3_LOAD_UCONFIG_REG 0x5E |
| #define PACKET3_LOAD_SH_REG 0x5F |
| #define PACKET3_LOAD_CONFIG_REG 0x60 |
| #define PACKET3_LOAD_CONTEXT_REG 0x61 |
| #define PACKET3_SET_CONFIG_REG 0x68 |
| #define PACKET3_SET_CONFIG_REG_START 0x00008000 |
| #define PACKET3_SET_CONFIG_REG_END 0x0000b000 |
| #define PACKET3_SET_CONTEXT_REG 0x69 |
| #define PACKET3_SET_CONTEXT_REG_START 0x00028000 |
| #define PACKET3_SET_CONTEXT_REG_END 0x00029000 |
| #define PACKET3_SET_CONTEXT_REG_INDIRECT 0x73 |
| #define PACKET3_SET_SH_REG 0x76 |
| #define PACKET3_SET_SH_REG_START 0x0000b000 |
| #define PACKET3_SET_SH_REG_END 0x0000c000 |
| #define PACKET3_SET_SH_REG_OFFSET 0x77 |
| #define PACKET3_SET_QUEUE_REG 0x78 |
| #define PACKET3_SET_UCONFIG_REG 0x79 |
| #define PACKET3_SET_UCONFIG_REG_START 0x00030000 |
| #define PACKET3_SET_UCONFIG_REG_END 0x00031000 |
| #define PACKET3_SCRATCH_RAM_WRITE 0x7D |
| #define PACKET3_SCRATCH_RAM_READ 0x7E |
| #define PACKET3_LOAD_CONST_RAM 0x80 |
| #define PACKET3_WRITE_CONST_RAM 0x81 |
| #define PACKET3_DUMP_CONST_RAM 0x83 |
| #define PACKET3_INCREMENT_CE_COUNTER 0x84 |
| #define PACKET3_INCREMENT_DE_COUNTER 0x85 |
| #define PACKET3_WAIT_ON_CE_COUNTER 0x86 |
| #define PACKET3_WAIT_ON_DE_COUNTER_DIFF 0x88 |
| #define PACKET3_SWITCH_BUFFER 0x8B |
| |
| /* SDMA - first instance at 0xd000, second at 0xd800 */ |
| #define SDMA0_REGISTER_OFFSET 0x0 /* not a register */ |
| #define SDMA1_REGISTER_OFFSET 0x800 /* not a register */ |
| |
| #define SDMA0_UCODE_ADDR 0xD000 |
| #define SDMA0_UCODE_DATA 0xD004 |
| #define SDMA0_POWER_CNTL 0xD008 |
| #define SDMA0_CLK_CTRL 0xD00C |
| |
| #define SDMA0_CNTL 0xD010 |
| # define TRAP_ENABLE (1 << 0) |
| # define SEM_INCOMPLETE_INT_ENABLE (1 << 1) |
| # define SEM_WAIT_INT_ENABLE (1 << 2) |
| # define DATA_SWAP_ENABLE (1 << 3) |
| # define FENCE_SWAP_ENABLE (1 << 4) |
| # define AUTO_CTXSW_ENABLE (1 << 18) |
| # define CTXEMPTY_INT_ENABLE (1 << 28) |
| |
| #define SDMA0_TILING_CONFIG 0xD018 |
| |
| #define SDMA0_SEM_INCOMPLETE_TIMER_CNTL 0xD020 |
| #define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL 0xD024 |
| |
| #define SDMA0_STATUS_REG 0xd034 |
| # define SDMA_IDLE (1 << 0) |
| |
| #define SDMA0_ME_CNTL 0xD048 |
| # define SDMA_HALT (1 << 0) |
| |
| #define SDMA0_GFX_RB_CNTL 0xD200 |
| # define SDMA_RB_ENABLE (1 << 0) |
| # define SDMA_RB_SIZE(x) ((x) << 1) /* log2 */ |
| # define SDMA_RB_SWAP_ENABLE (1 << 9) /* 8IN32 */ |
| # define SDMA_RPTR_WRITEBACK_ENABLE (1 << 12) |
| # define SDMA_RPTR_WRITEBACK_SWAP_ENABLE (1 << 13) /* 8IN32 */ |
| # define SDMA_RPTR_WRITEBACK_TIMER(x) ((x) << 16) /* log2 */ |
| #define SDMA0_GFX_RB_BASE 0xD204 |
| #define SDMA0_GFX_RB_BASE_HI 0xD208 |
| #define SDMA0_GFX_RB_RPTR 0xD20C |
| #define SDMA0_GFX_RB_WPTR 0xD210 |
| |
| #define SDMA0_GFX_RB_RPTR_ADDR_HI 0xD220 |
| #define SDMA0_GFX_RB_RPTR_ADDR_LO 0xD224 |
| #define SDMA0_GFX_IB_CNTL 0xD228 |
| # define SDMA_IB_ENABLE (1 << 0) |
| # define SDMA_IB_SWAP_ENABLE (1 << 4) |
| # define SDMA_SWITCH_INSIDE_IB (1 << 8) |
| # define SDMA_CMD_VMID(x) ((x) << 16) |
| |
| #define SDMA0_GFX_VIRTUAL_ADDR 0xD29C |
| #define SDMA0_GFX_APE1_CNTL 0xD2A0 |
| |
| #define SDMA_PACKET(op, sub_op, e) ((((e) & 0xFFFF) << 16) | \ |
| (((sub_op) & 0xFF) << 8) | \ |
| (((op) & 0xFF) << 0)) |
| /* sDMA opcodes */ |
| #define SDMA_OPCODE_NOP 0 |
| #define SDMA_OPCODE_COPY 1 |
| # define SDMA_COPY_SUB_OPCODE_LINEAR 0 |
| # define SDMA_COPY_SUB_OPCODE_TILED 1 |
| # define SDMA_COPY_SUB_OPCODE_SOA 3 |
| # define SDMA_COPY_SUB_OPCODE_LINEAR_SUB_WINDOW 4 |
| # define SDMA_COPY_SUB_OPCODE_TILED_SUB_WINDOW 5 |
| # define SDMA_COPY_SUB_OPCODE_T2T_SUB_WINDOW 6 |
| #define SDMA_OPCODE_WRITE 2 |
| # define SDMA_WRITE_SUB_OPCODE_LINEAR 0 |
| # define SDMA_WRTIE_SUB_OPCODE_TILED 1 |
| #define SDMA_OPCODE_INDIRECT_BUFFER 4 |
| #define SDMA_OPCODE_FENCE 5 |
| #define SDMA_OPCODE_TRAP 6 |
| #define SDMA_OPCODE_SEMAPHORE 7 |
| # define SDMA_SEMAPHORE_EXTRA_O (1 << 13) |
| /* 0 - increment |
| * 1 - write 1 |
| */ |
| # define SDMA_SEMAPHORE_EXTRA_S (1 << 14) |
| /* 0 - wait |
| * 1 - signal |
| */ |
| # define SDMA_SEMAPHORE_EXTRA_M (1 << 15) |
| /* mailbox */ |
| #define SDMA_OPCODE_POLL_REG_MEM 8 |
| # define SDMA_POLL_REG_MEM_EXTRA_OP(x) ((x) << 10) |
| /* 0 - wait_reg_mem |
| * 1 - wr_wait_wr_reg |
| */ |
| # define SDMA_POLL_REG_MEM_EXTRA_FUNC(x) ((x) << 12) |
| /* 0 - always |
| * 1 - < |
| * 2 - <= |
| * 3 - == |
| * 4 - != |
| * 5 - >= |
| * 6 - > |
| */ |
| # define SDMA_POLL_REG_MEM_EXTRA_M (1 << 15) |
| /* 0 = register |
| * 1 = memory |
| */ |
| #define SDMA_OPCODE_COND_EXEC 9 |
| #define SDMA_OPCODE_CONSTANT_FILL 11 |
| # define SDMA_CONSTANT_FILL_EXTRA_SIZE(x) ((x) << 14) |
| /* 0 = byte fill |
| * 2 = DW fill |
| */ |
| #define SDMA_OPCODE_GENERATE_PTE_PDE 12 |
| #define SDMA_OPCODE_TIMESTAMP 13 |
| # define SDMA_TIMESTAMP_SUB_OPCODE_SET_LOCAL 0 |
| # define SDMA_TIMESTAMP_SUB_OPCODE_GET_LOCAL 1 |
| # define SDMA_TIMESTAMP_SUB_OPCODE_GET_GLOBAL 2 |
| #define SDMA_OPCODE_SRBM_WRITE 14 |
| # define SDMA_SRBM_WRITE_EXTRA_BYTE_ENABLE(x) ((x) << 12) |
| /* byte mask */ |
| |
| /* UVD */ |
| |
| #define UVD_UDEC_ADDR_CONFIG 0xef4c |
| #define UVD_UDEC_DB_ADDR_CONFIG 0xef50 |
| #define UVD_UDEC_DBW_ADDR_CONFIG 0xef54 |
| |
| #define UVD_LMI_EXT40_ADDR 0xf498 |
| #define UVD_LMI_ADDR_EXT 0xf594 |
| #define UVD_VCPU_CACHE_OFFSET0 0xf608 |
| #define UVD_VCPU_CACHE_SIZE0 0xf60c |
| #define UVD_VCPU_CACHE_OFFSET1 0xf610 |
| #define UVD_VCPU_CACHE_SIZE1 0xf614 |
| #define UVD_VCPU_CACHE_OFFSET2 0xf618 |
| #define UVD_VCPU_CACHE_SIZE2 0xf61c |
| |
| #define UVD_RBC_RB_RPTR 0xf690 |
| #define UVD_RBC_RB_WPTR 0xf694 |
| |
| #define UVD_CGC_CTRL 0xF4B0 |
| # define DCM (1 << 0) |
| # define CG_DT(x) ((x) << 2) |
| # define CG_DT_MASK (0xf << 2) |
| # define CLK_OD(x) ((x) << 6) |
| # define CLK_OD_MASK (0x1f << 6) |
| |
| /* UVD clocks */ |
| |
| #define CG_DCLK_CNTL 0xC050009C |
| # define DCLK_DIVIDER_MASK 0x7f |
| # define DCLK_DIR_CNTL_EN (1 << 8) |
| #define CG_DCLK_STATUS 0xC05000A0 |
| # define DCLK_STATUS (1 << 0) |
| #define CG_VCLK_CNTL 0xC05000A4 |
| #define CG_VCLK_STATUS 0xC05000A8 |
| |
| /* UVD CTX indirect */ |
| #define UVD_CGC_MEM_CTRL 0xC0 |
| |
| #endif |
