blob: a16f556370eb3a0b1200219b93545f2fe570b106 [file] [log] [blame]
#ifndef __iop_sw_cpu_defs_h
#define __iop_sw_cpu_defs_h
/*
* This file is autogenerated from
* file: iop_sw_cpu.r
*
* by ../../../tools/rdesc/bin/rdes2c -outfile iop_sw_cpu_defs.h iop_sw_cpu.r
* Any changes here will be lost.
*
* -*- buffer-read-only: t -*-
*/
/* Main access macros */
#ifndef REG_RD
#define REG_RD( scope, inst, reg ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR
#define REG_WR( scope, inst, reg, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_VECT
#define REG_RD_VECT( scope, inst, reg, index ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_VECT
#define REG_WR_VECT( scope, inst, reg, index, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT
#define REG_RD_INT( scope, inst, reg ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR_INT
#define REG_WR_INT( scope, inst, reg, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT_VECT
#define REG_RD_INT_VECT( scope, inst, reg, index ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_INT_VECT
#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_TYPE_CONV
#define REG_TYPE_CONV( type, orgtype, val ) \
( { union { orgtype o; type n; } r; r.o = val; r.n; } )
#endif
#ifndef reg_page_size
#define reg_page_size 8192
#endif
#ifndef REG_ADDR
#define REG_ADDR( scope, inst, reg ) \
( (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_ADDR_VECT
#define REG_ADDR_VECT( scope, inst, reg, index ) \
( (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
/* C-code for register scope iop_sw_cpu */
/* Register r_mpu_trace, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_mpu_trace;
#define REG_RD_ADDR_iop_sw_cpu_r_mpu_trace 0
/* Register r_spu_trace, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_spu_trace;
#define REG_RD_ADDR_iop_sw_cpu_r_spu_trace 4
/* Register r_spu_fsm_trace, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_spu_fsm_trace;
#define REG_RD_ADDR_iop_sw_cpu_r_spu_fsm_trace 8
/* Register rw_mc_ctrl, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int keep_owner : 1;
unsigned int cmd : 2;
unsigned int size : 3;
unsigned int wr_spu_mem : 1;
unsigned int dummy1 : 25;
} reg_iop_sw_cpu_rw_mc_ctrl;
#define REG_RD_ADDR_iop_sw_cpu_rw_mc_ctrl 12
#define REG_WR_ADDR_iop_sw_cpu_rw_mc_ctrl 12
/* Register rw_mc_data, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_mc_data;
#define REG_RD_ADDR_iop_sw_cpu_rw_mc_data 16
#define REG_WR_ADDR_iop_sw_cpu_rw_mc_data 16
/* Register rw_mc_addr, scope iop_sw_cpu, type rw */
typedef unsigned int reg_iop_sw_cpu_rw_mc_addr;
#define REG_RD_ADDR_iop_sw_cpu_rw_mc_addr 20
#define REG_WR_ADDR_iop_sw_cpu_rw_mc_addr 20
/* Register rs_mc_data, scope iop_sw_cpu, type rs */
typedef unsigned int reg_iop_sw_cpu_rs_mc_data;
#define REG_RD_ADDR_iop_sw_cpu_rs_mc_data 24
/* Register r_mc_data, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_mc_data;
#define REG_RD_ADDR_iop_sw_cpu_r_mc_data 28
/* Register r_mc_stat, scope iop_sw_cpu, type r */
typedef struct {
unsigned int busy_cpu : 1;
unsigned int busy_mpu : 1;
unsigned int busy_spu : 1;
unsigned int owned_by_cpu : 1;
unsigned int owned_by_mpu : 1;
unsigned int owned_by_spu : 1;
unsigned int dummy1 : 26;
} reg_iop_sw_cpu_r_mc_stat;
#define REG_RD_ADDR_iop_sw_cpu_r_mc_stat 32
/* Register rw_bus_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 8;
unsigned int byte1 : 8;
unsigned int byte2 : 8;
unsigned int byte3 : 8;
} reg_iop_sw_cpu_rw_bus_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus_clr_mask 36
#define REG_WR_ADDR_iop_sw_cpu_rw_bus_clr_mask 36
/* Register rw_bus_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 8;
unsigned int byte1 : 8;
unsigned int byte2 : 8;
unsigned int byte3 : 8;
} reg_iop_sw_cpu_rw_bus_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus_set_mask 40
#define REG_WR_ADDR_iop_sw_cpu_rw_bus_set_mask 40
/* Register rw_bus_oe_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 1;
unsigned int byte1 : 1;
unsigned int byte2 : 1;
unsigned int byte3 : 1;
unsigned int dummy1 : 28;
} reg_iop_sw_cpu_rw_bus_oe_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus_oe_clr_mask 44
#define REG_WR_ADDR_iop_sw_cpu_rw_bus_oe_clr_mask 44
/* Register rw_bus_oe_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 1;
unsigned int byte1 : 1;
unsigned int byte2 : 1;
unsigned int byte3 : 1;
unsigned int dummy1 : 28;
} reg_iop_sw_cpu_rw_bus_oe_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus_oe_set_mask 48
#define REG_WR_ADDR_iop_sw_cpu_rw_bus_oe_set_mask 48
/* Register r_bus_in, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_bus_in;
#define REG_RD_ADDR_iop_sw_cpu_r_bus_in 52
/* Register rw_gio_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_clr_mask 56
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_clr_mask 56
/* Register rw_gio_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_set_mask 60
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_set_mask 60
/* Register rw_gio_oe_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_oe_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_oe_clr_mask 64
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_oe_clr_mask 64
/* Register rw_gio_oe_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_oe_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_oe_set_mask 68
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_oe_set_mask 68
/* Register r_gio_in, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_gio_in;
#define REG_RD_ADDR_iop_sw_cpu_r_gio_in 72
/* Register rw_intr0_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu_0 : 1;
unsigned int spu_1 : 1;
unsigned int spu_2 : 1;
unsigned int spu_3 : 1;
unsigned int spu_4 : 1;
unsigned int spu_5 : 1;
unsigned int spu_6 : 1;
unsigned int spu_7 : 1;
unsigned int spu_8 : 1;
unsigned int spu_9 : 1;
unsigned int spu_10 : 1;
unsigned int spu_11 : 1;
unsigned int spu_12 : 1;
unsigned int spu_13 : 1;
unsigned int spu_14 : 1;
unsigned int spu_15 : 1;
} reg_iop_sw_cpu_rw_intr0_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_intr0_mask 76
#define REG_WR_ADDR_iop_sw_cpu_rw_intr0_mask 76
/* Register rw_ack_intr0, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu_0 : 1;
unsigned int spu_1 : 1;
unsigned int spu_2 : 1;
unsigned int spu_3 : 1;
unsigned int spu_4 : 1;
unsigned int spu_5 : 1;
unsigned int spu_6 : 1;
unsigned int spu_7 : 1;
unsigned int spu_8 : 1;
unsigned int spu_9 : 1;
unsigned int spu_10 : 1;
unsigned int spu_11 : 1;
unsigned int spu_12 : 1;
unsigned int spu_13 : 1;
unsigned int spu_14 : 1;
unsigned int spu_15 : 1;
} reg_iop_sw_cpu_rw_ack_intr0;
#define REG_RD_ADDR_iop_sw_cpu_rw_ack_intr0 80
#define REG_WR_ADDR_iop_sw_cpu_rw_ack_intr0 80
/* Register r_intr0, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu_0 : 1;
unsigned int spu_1 : 1;
unsigned int spu_2 : 1;
unsigned int spu_3 : 1;
unsigned int spu_4 : 1;
unsigned int spu_5 : 1;
unsigned int spu_6 : 1;
unsigned int spu_7 : 1;
unsigned int spu_8 : 1;
unsigned int spu_9 : 1;
unsigned int spu_10 : 1;
unsigned int spu_11 : 1;
unsigned int spu_12 : 1;
unsigned int spu_13 : 1;
unsigned int spu_14 : 1;
unsigned int spu_15 : 1;
} reg_iop_sw_cpu_r_intr0;
#define REG_RD_ADDR_iop_sw_cpu_r_intr0 84
/* Register r_masked_intr0, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu_0 : 1;
unsigned int spu_1 : 1;
unsigned int spu_2 : 1;
unsigned int spu_3 : 1;
unsigned int spu_4 : 1;
unsigned int spu_5 : 1;
unsigned int spu_6 : 1;
unsigned int spu_7 : 1;
unsigned int spu_8 : 1;
unsigned int spu_9 : 1;
unsigned int spu_10 : 1;
unsigned int spu_11 : 1;
unsigned int spu_12 : 1;
unsigned int spu_13 : 1;
unsigned int spu_14 : 1;
unsigned int spu_15 : 1;
} reg_iop_sw_cpu_r_masked_intr0;
#define REG_RD_ADDR_iop_sw_cpu_r_masked_intr0 88
/* Register rw_intr1_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int dmc_in : 1;
unsigned int dmc_out : 1;
unsigned int fifo_in : 1;
unsigned int fifo_out : 1;
unsigned int fifo_in_extra : 1;
unsigned int fifo_out_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp0 : 1;
unsigned int timer_grp1 : 1;
} reg_iop_sw_cpu_rw_intr1_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_intr1_mask 92
#define REG_WR_ADDR_iop_sw_cpu_rw_intr1_mask 92
/* Register rw_ack_intr1, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int dummy1 : 16;
} reg_iop_sw_cpu_rw_ack_intr1;
#define REG_RD_ADDR_iop_sw_cpu_rw_ack_intr1 96
#define REG_WR_ADDR_iop_sw_cpu_rw_ack_intr1 96
/* Register r_intr1, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int dmc_in : 1;
unsigned int dmc_out : 1;
unsigned int fifo_in : 1;
unsigned int fifo_out : 1;
unsigned int fifo_in_extra : 1;
unsigned int fifo_out_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp0 : 1;
unsigned int timer_grp1 : 1;
} reg_iop_sw_cpu_r_intr1;
#define REG_RD_ADDR_iop_sw_cpu_r_intr1 100
/* Register r_masked_intr1, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int dmc_in : 1;
unsigned int dmc_out : 1;
unsigned int fifo_in : 1;
unsigned int fifo_out : 1;
unsigned int fifo_in_extra : 1;
unsigned int fifo_out_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp0 : 1;
unsigned int timer_grp1 : 1;
} reg_iop_sw_cpu_r_masked_intr1;
#define REG_RD_ADDR_iop_sw_cpu_r_masked_intr1 104
/* Constants */
enum {
regk_iop_sw_cpu_copy = 0x00000000,
regk_iop_sw_cpu_no = 0x00000000,
regk_iop_sw_cpu_rd = 0x00000002,
regk_iop_sw_cpu_reg_copy = 0x00000001,
regk_iop_sw_cpu_rw_bus_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus_oe_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus_oe_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_oe_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_oe_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_intr0_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_intr1_mask_default = 0x00000000,
regk_iop_sw_cpu_wr = 0x00000003,
regk_iop_sw_cpu_yes = 0x00000001
};
#endif /* __iop_sw_cpu_defs_h */