| // SPDX-License-Identifier: GPL-2.0 |
| /* |
| * Copyright (c) 2018-2020, 2022, The Linux Foundation. All rights reserved. |
| */ |
| |
| #include <linux/clk-provider.h> |
| #include <linux/module.h> |
| #include <linux/platform_device.h> |
| #include <linux/pm_runtime.h> |
| #include <linux/regmap.h> |
| #include <linux/reset-controller.h> |
| |
| #include <dt-bindings/clock/qcom,dispcc-sm8250.h> |
| |
| #include "clk-alpha-pll.h" |
| #include "clk-branch.h" |
| #include "clk-rcg.h" |
| #include "clk-regmap-divider.h" |
| #include "common.h" |
| #include "gdsc.h" |
| #include "reset.h" |
| |
| enum { |
| P_BI_TCXO, |
| P_DISP_CC_PLL0_OUT_MAIN, |
| P_DISP_CC_PLL1_OUT_EVEN, |
| P_DISP_CC_PLL1_OUT_MAIN, |
| P_DP_PHY_PLL_LINK_CLK, |
| P_DP_PHY_PLL_VCO_DIV_CLK, |
| P_DPTX1_PHY_PLL_LINK_CLK, |
| P_DPTX1_PHY_PLL_VCO_DIV_CLK, |
| P_DPTX2_PHY_PLL_LINK_CLK, |
| P_DPTX2_PHY_PLL_VCO_DIV_CLK, |
| P_EDP_PHY_PLL_LINK_CLK, |
| P_EDP_PHY_PLL_VCO_DIV_CLK, |
| P_DSI0_PHY_PLL_OUT_BYTECLK, |
| P_DSI0_PHY_PLL_OUT_DSICLK, |
| P_DSI1_PHY_PLL_OUT_BYTECLK, |
| P_DSI1_PHY_PLL_OUT_DSICLK, |
| }; |
| |
| static const struct pll_vco vco_table[] = { |
| { 249600000, 2000000000, 0 }, |
| }; |
| |
| static const struct pll_vco lucid_5lpe_vco[] = { |
| { 249600000, 1750000000, 0 }, |
| }; |
| |
| static struct alpha_pll_config disp_cc_pll0_config = { |
| .l = 0x47, |
| .alpha = 0xE000, |
| .config_ctl_val = 0x20485699, |
| .config_ctl_hi_val = 0x00002261, |
| .config_ctl_hi1_val = 0x329A699C, |
| .user_ctl_val = 0x00000000, |
| .user_ctl_hi_val = 0x00000805, |
| .user_ctl_hi1_val = 0x00000000, |
| }; |
| |
| static struct clk_init_data disp_cc_pll0_init = { |
| .name = "disp_cc_pll0", |
| .parent_data = &(const struct clk_parent_data){ |
| .fw_name = "bi_tcxo", |
| }, |
| .num_parents = 1, |
| .ops = &clk_alpha_pll_lucid_ops, |
| }; |
| |
| static struct clk_alpha_pll disp_cc_pll0 = { |
| .offset = 0x0, |
| .vco_table = vco_table, |
| .num_vco = ARRAY_SIZE(vco_table), |
| .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID], |
| .clkr.hw.init = &disp_cc_pll0_init |
| }; |
| |
| static struct alpha_pll_config disp_cc_pll1_config = { |
| .l = 0x1F, |
| .alpha = 0x4000, |
| .config_ctl_val = 0x20485699, |
| .config_ctl_hi_val = 0x00002261, |
| .config_ctl_hi1_val = 0x329A699C, |
| .user_ctl_val = 0x00000000, |
| .user_ctl_hi_val = 0x00000805, |
| .user_ctl_hi1_val = 0x00000000, |
| }; |
| |
| static struct clk_init_data disp_cc_pll1_init = { |
| .name = "disp_cc_pll1", |
| .parent_data = &(const struct clk_parent_data){ |
| .fw_name = "bi_tcxo", |
| }, |
| .num_parents = 1, |
| .ops = &clk_alpha_pll_lucid_ops, |
| }; |
| |
| static struct clk_alpha_pll disp_cc_pll1 = { |
| .offset = 0x1000, |
| .vco_table = vco_table, |
| .num_vco = ARRAY_SIZE(vco_table), |
| .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID], |
| .clkr.hw.init = &disp_cc_pll1_init |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_0[] = { |
| { P_BI_TCXO, 0 }, |
| { P_DP_PHY_PLL_LINK_CLK, 1 }, |
| { P_DP_PHY_PLL_VCO_DIV_CLK, 2 }, |
| { P_DPTX1_PHY_PLL_LINK_CLK, 3 }, |
| { P_DPTX1_PHY_PLL_VCO_DIV_CLK, 4 }, |
| { P_DPTX2_PHY_PLL_LINK_CLK, 5 }, |
| { P_DPTX2_PHY_PLL_VCO_DIV_CLK, 6 }, |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_0[] = { |
| { .fw_name = "bi_tcxo" }, |
| { .fw_name = "dp_phy_pll_link_clk" }, |
| { .fw_name = "dp_phy_pll_vco_div_clk" }, |
| { .fw_name = "dptx1_phy_pll_link_clk" }, |
| { .fw_name = "dptx1_phy_pll_vco_div_clk" }, |
| { .fw_name = "dptx2_phy_pll_link_clk" }, |
| { .fw_name = "dptx2_phy_pll_vco_div_clk" }, |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_1[] = { |
| { P_BI_TCXO, 0 }, |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_1[] = { |
| { .fw_name = "bi_tcxo" }, |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_2[] = { |
| { P_BI_TCXO, 0 }, |
| { P_DSI0_PHY_PLL_OUT_BYTECLK, 1 }, |
| { P_DSI1_PHY_PLL_OUT_BYTECLK, 2 }, |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_2[] = { |
| { .fw_name = "bi_tcxo" }, |
| { .fw_name = "dsi0_phy_pll_out_byteclk" }, |
| { .fw_name = "dsi1_phy_pll_out_byteclk" }, |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_3[] = { |
| { P_BI_TCXO, 0 }, |
| { P_DISP_CC_PLL1_OUT_MAIN, 4 }, |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_3[] = { |
| { .fw_name = "bi_tcxo" }, |
| { .hw = &disp_cc_pll1.clkr.hw }, |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_4[] = { |
| { P_BI_TCXO, 0 }, |
| { P_EDP_PHY_PLL_LINK_CLK, 1 }, |
| { P_EDP_PHY_PLL_VCO_DIV_CLK, 2}, |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_4[] = { |
| { .fw_name = "bi_tcxo" }, |
| { .fw_name = "edp_phy_pll_link_clk" }, |
| { .fw_name = "edp_phy_pll_vco_div_clk" }, |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_5[] = { |
| { P_BI_TCXO, 0 }, |
| { P_DISP_CC_PLL0_OUT_MAIN, 1 }, |
| { P_DISP_CC_PLL1_OUT_MAIN, 4 }, |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_5[] = { |
| { .fw_name = "bi_tcxo" }, |
| { .hw = &disp_cc_pll0.clkr.hw }, |
| { .hw = &disp_cc_pll1.clkr.hw }, |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_6[] = { |
| { P_BI_TCXO, 0 }, |
| { P_DSI0_PHY_PLL_OUT_DSICLK, 1 }, |
| { P_DSI1_PHY_PLL_OUT_DSICLK, 2 }, |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_6[] = { |
| { .fw_name = "bi_tcxo" }, |
| { .fw_name = "dsi0_phy_pll_out_dsiclk" }, |
| { .fw_name = "dsi1_phy_pll_out_dsiclk" }, |
| }; |
| |
| static const struct parent_map disp_cc_parent_map_7[] = { |
| { P_BI_TCXO, 0 }, |
| { P_DISP_CC_PLL1_OUT_MAIN, 4 }, |
| /* { P_DISP_CC_PLL1_OUT_EVEN, 5 }, */ |
| }; |
| |
| static const struct clk_parent_data disp_cc_parent_data_7[] = { |
| { .fw_name = "bi_tcxo" }, |
| { .hw = &disp_cc_pll1.clkr.hw }, |
| /* { .hw = &disp_cc_pll1_out_even.clkr.hw }, */ |
| }; |
| |
| static const struct freq_tbl ftbl_disp_cc_mdss_ahb_clk_src[] = { |
| F(19200000, P_BI_TCXO, 1, 0, 0), |
| F(37500000, P_DISP_CC_PLL1_OUT_MAIN, 16, 0, 0), |
| F(75000000, P_DISP_CC_PLL1_OUT_MAIN, 8, 0, 0), |
| { } |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_ahb_clk_src = { |
| .cmd_rcgr = 0x22bc, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_3, |
| .freq_tbl = ftbl_disp_cc_mdss_ahb_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_ahb_clk_src", |
| .parent_data = disp_cc_parent_data_3, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_shared_ops, |
| }, |
| }; |
| |
| static const struct freq_tbl ftbl_disp_cc_mdss_byte0_clk_src[] = { |
| F(19200000, P_BI_TCXO, 1, 0, 0), |
| { } |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_byte0_clk_src = { |
| .cmd_rcgr = 0x2110, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_2, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte0_clk_src", |
| .parent_data = disp_cc_parent_data_2, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_2), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_byte2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_byte1_clk_src = { |
| .cmd_rcgr = 0x212c, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_2, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte1_clk_src", |
| .parent_data = disp_cc_parent_data_2, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_2), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_byte2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_dp_aux1_clk_src = { |
| .cmd_rcgr = 0x2240, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_1, |
| .freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_aux1_clk_src", |
| .parent_data = disp_cc_parent_data_1, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_1), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_dp_aux_clk_src = { |
| .cmd_rcgr = 0x21dc, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_1, |
| .freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_aux_clk_src", |
| .parent_data = disp_cc_parent_data_1, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_1), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_dp_link1_clk_src = { |
| .cmd_rcgr = 0x220c, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_0, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link1_clk_src", |
| .parent_data = disp_cc_parent_data_0, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_0), |
| .ops = &clk_byte2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_dp_link_clk_src = { |
| .cmd_rcgr = 0x2178, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_0, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link_clk_src", |
| .parent_data = disp_cc_parent_data_0, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_0), |
| .ops = &clk_byte2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_dp_pixel1_clk_src = { |
| .cmd_rcgr = 0x21c4, |
| .mnd_width = 16, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_0, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_pixel1_clk_src", |
| .parent_data = disp_cc_parent_data_0, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_0), |
| .ops = &clk_dp_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_dp_pixel2_clk_src = { |
| .cmd_rcgr = 0x21f4, |
| .mnd_width = 16, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_0, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_pixel2_clk_src", |
| .parent_data = disp_cc_parent_data_0, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_0), |
| .ops = &clk_dp_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_dp_pixel_clk_src = { |
| .cmd_rcgr = 0x21ac, |
| .mnd_width = 16, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_0, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_pixel_clk_src", |
| .parent_data = disp_cc_parent_data_0, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_0), |
| .ops = &clk_dp_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_edp_aux_clk_src = { |
| .cmd_rcgr = 0x228c, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_1, |
| .freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_aux_clk_src", |
| .parent_data = disp_cc_parent_data_1, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_1), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_edp_gtc_clk_src = { |
| .cmd_rcgr = 0x22a4, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_7, |
| .freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_gtc_clk_src", |
| .parent_data = disp_cc_parent_data_7, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_7), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_edp_link_clk_src = { |
| .cmd_rcgr = 0x2270, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_4, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_link_clk_src", |
| .parent_data = disp_cc_parent_data_4, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_4), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_byte2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_edp_pixel_clk_src = { |
| .cmd_rcgr = 0x2258, |
| .mnd_width = 16, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_4, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_pixel_clk_src", |
| .parent_data = disp_cc_parent_data_4, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_4), |
| .ops = &clk_dp_ops, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_edp_aux_clk = { |
| .halt_reg = 0x2078, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2078, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_aux_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_edp_aux_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_edp_gtc_clk = { |
| .halt_reg = 0x207c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x207c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_gtc_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_edp_gtc_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_edp_link_clk = { |
| .halt_reg = 0x2070, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2070, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_link_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_edp_link_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_regmap_div disp_cc_mdss_edp_link_div_clk_src = { |
| .reg = 0x2288, |
| .shift = 0, |
| .width = 2, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_link_div_clk_src", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_edp_link_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_regmap_div_ro_ops, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_edp_link_intf_clk = { |
| .halt_reg = 0x2074, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2074, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_link_intf_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_edp_link_div_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_GET_RATE_NOCACHE, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_edp_pixel_clk = { |
| .halt_reg = 0x206c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x206c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_edp_pixel_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_edp_pixel_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_esc0_clk_src = { |
| .cmd_rcgr = 0x2148, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_2, |
| .freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_esc0_clk_src", |
| .parent_data = disp_cc_parent_data_2, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_2), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_esc1_clk_src = { |
| .cmd_rcgr = 0x2160, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_2, |
| .freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_esc1_clk_src", |
| .parent_data = disp_cc_parent_data_2, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_2), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_ops, |
| }, |
| }; |
| |
| static const struct freq_tbl ftbl_disp_cc_mdss_mdp_clk_src[] = { |
| F(19200000, P_BI_TCXO, 1, 0, 0), |
| F(85714286, P_DISP_CC_PLL1_OUT_MAIN, 7, 0, 0), |
| F(100000000, P_DISP_CC_PLL1_OUT_MAIN, 6, 0, 0), |
| F(150000000, P_DISP_CC_PLL1_OUT_MAIN, 4, 0, 0), |
| F(200000000, P_DISP_CC_PLL1_OUT_MAIN, 3, 0, 0), |
| F(300000000, P_DISP_CC_PLL1_OUT_MAIN, 2, 0, 0), |
| F(345000000, P_DISP_CC_PLL0_OUT_MAIN, 4, 0, 0), |
| F(460000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0), |
| { } |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_mdp_clk_src = { |
| .cmd_rcgr = 0x20c8, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_5, |
| .freq_tbl = ftbl_disp_cc_mdss_mdp_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_mdp_clk_src", |
| .parent_data = disp_cc_parent_data_5, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_5), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_shared_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_pclk0_clk_src = { |
| .cmd_rcgr = 0x2098, |
| .mnd_width = 8, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_6, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_pclk0_clk_src", |
| .parent_data = disp_cc_parent_data_6, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_6), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_pixel_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_pclk1_clk_src = { |
| .cmd_rcgr = 0x20b0, |
| .mnd_width = 8, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_6, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_pclk1_clk_src", |
| .parent_data = disp_cc_parent_data_6, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_6), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_pixel_ops, |
| }, |
| }; |
| |
| static const struct freq_tbl ftbl_disp_cc_mdss_rot_clk_src[] = { |
| F(19200000, P_BI_TCXO, 1, 0, 0), |
| F(200000000, P_DISP_CC_PLL1_OUT_MAIN, 3, 0, 0), |
| F(300000000, P_DISP_CC_PLL1_OUT_MAIN, 2, 0, 0), |
| F(345000000, P_DISP_CC_PLL0_OUT_MAIN, 4, 0, 0), |
| F(460000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0), |
| { } |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_rot_clk_src = { |
| .cmd_rcgr = 0x20e0, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_5, |
| .freq_tbl = ftbl_disp_cc_mdss_rot_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_rot_clk_src", |
| .parent_data = disp_cc_parent_data_5, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_5), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_shared_ops, |
| }, |
| }; |
| |
| static struct clk_rcg2 disp_cc_mdss_vsync_clk_src = { |
| .cmd_rcgr = 0x20f8, |
| .mnd_width = 0, |
| .hid_width = 5, |
| .parent_map = disp_cc_parent_map_1, |
| .freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_vsync_clk_src", |
| .parent_data = disp_cc_parent_data_1, |
| .num_parents = ARRAY_SIZE(disp_cc_parent_data_1), |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_rcg2_ops, |
| }, |
| }; |
| |
| static struct clk_regmap_div disp_cc_mdss_byte0_div_clk_src = { |
| .reg = 0x2128, |
| .shift = 0, |
| .width = 2, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte0_div_clk_src", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_byte0_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_regmap_div_ops, |
| }, |
| }; |
| |
| |
| static struct clk_regmap_div disp_cc_mdss_byte1_div_clk_src = { |
| .reg = 0x2144, |
| .shift = 0, |
| .width = 2, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte1_div_clk_src", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_byte1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_regmap_div_ops, |
| }, |
| }; |
| |
| static struct clk_regmap_div disp_cc_mdss_dp_link1_div_clk_src = { |
| .reg = 0x2224, |
| .shift = 0, |
| .width = 2, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link1_div_clk_src", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_link1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_regmap_div_ro_ops, |
| }, |
| }; |
| |
| static struct clk_regmap_div disp_cc_mdss_dp_link_div_clk_src = { |
| .reg = 0x2190, |
| .shift = 0, |
| .width = 2, |
| .clkr.hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link_div_clk_src", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_link_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_regmap_div_ro_ops, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_ahb_clk = { |
| .halt_reg = 0x2080, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2080, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_ahb_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_ahb_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_byte0_clk = { |
| .halt_reg = 0x2028, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2028, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte0_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_byte0_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_byte0_intf_clk = { |
| .halt_reg = 0x202c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x202c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte0_intf_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_byte0_div_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_byte1_clk = { |
| .halt_reg = 0x2030, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2030, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte1_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_byte1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_byte1_intf_clk = { |
| .halt_reg = 0x2034, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2034, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_byte1_intf_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_byte1_div_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_aux1_clk = { |
| .halt_reg = 0x2068, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2068, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_aux1_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_aux1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_aux_clk = { |
| .halt_reg = 0x2054, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2054, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_aux_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_aux_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_link1_clk = { |
| .halt_reg = 0x205c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x205c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link1_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_link1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_link1_intf_clk = { |
| .halt_reg = 0x2060, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2060, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link1_intf_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_link1_div_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_link_clk = { |
| .halt_reg = 0x2040, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2040, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_link_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_link_intf_clk = { |
| .halt_reg = 0x2044, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2044, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_link_intf_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_link_div_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_pixel1_clk = { |
| .halt_reg = 0x2050, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2050, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_pixel1_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_pixel1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_pixel2_clk = { |
| .halt_reg = 0x2058, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2058, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_pixel2_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_pixel2_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_dp_pixel_clk = { |
| .halt_reg = 0x204c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x204c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_dp_pixel_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_dp_pixel_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_esc0_clk = { |
| .halt_reg = 0x2038, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2038, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_esc0_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_esc0_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_esc1_clk = { |
| .halt_reg = 0x203c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x203c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_esc1_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_esc1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_mdp_clk = { |
| .halt_reg = 0x200c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x200c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_mdp_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_mdp_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_mdp_lut_clk = { |
| .halt_reg = 0x201c, |
| .halt_check = BRANCH_VOTED, |
| .clkr = { |
| .enable_reg = 0x201c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_mdp_lut_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_mdp_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_non_gdsc_ahb_clk = { |
| .halt_reg = 0x4004, |
| .halt_check = BRANCH_VOTED, |
| .clkr = { |
| .enable_reg = 0x4004, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_non_gdsc_ahb_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_ahb_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_pclk0_clk = { |
| .halt_reg = 0x2004, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2004, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_pclk0_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_pclk0_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_pclk1_clk = { |
| .halt_reg = 0x2008, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2008, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_pclk1_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_pclk1_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_rot_clk = { |
| .halt_reg = 0x2014, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2014, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_rot_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_rot_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_rscc_ahb_clk = { |
| .halt_reg = 0x400c, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x400c, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_rscc_ahb_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_ahb_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_rscc_vsync_clk = { |
| .halt_reg = 0x4008, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x4008, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_rscc_vsync_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_vsync_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct clk_branch disp_cc_mdss_vsync_clk = { |
| .halt_reg = 0x2024, |
| .halt_check = BRANCH_HALT, |
| .clkr = { |
| .enable_reg = 0x2024, |
| .enable_mask = BIT(0), |
| .hw.init = &(const struct clk_init_data) { |
| .name = "disp_cc_mdss_vsync_clk", |
| .parent_hws = (const struct clk_hw*[]){ |
| &disp_cc_mdss_vsync_clk_src.clkr.hw, |
| }, |
| .num_parents = 1, |
| .flags = CLK_SET_RATE_PARENT, |
| .ops = &clk_branch2_ops, |
| }, |
| }, |
| }; |
| |
| static struct gdsc mdss_gdsc = { |
| .gdscr = 0x3000, |
| .en_rest_wait_val = 0x2, |
| .en_few_wait_val = 0x2, |
| .clk_dis_wait_val = 0xf, |
| .pd = { |
| .name = "mdss_gdsc", |
| }, |
| .pwrsts = PWRSTS_OFF_ON, |
| .flags = HW_CTRL | RETAIN_FF_ENABLE, |
| }; |
| |
| static struct clk_regmap *disp_cc_sm8250_clocks[] = { |
| [DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr, |
| [DISP_CC_MDSS_AHB_CLK_SRC] = &disp_cc_mdss_ahb_clk_src.clkr, |
| [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr, |
| [DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr, |
| [DISP_CC_MDSS_BYTE0_DIV_CLK_SRC] = &disp_cc_mdss_byte0_div_clk_src.clkr, |
| [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr, |
| [DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr, |
| [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr, |
| [DISP_CC_MDSS_BYTE1_DIV_CLK_SRC] = &disp_cc_mdss_byte1_div_clk_src.clkr, |
| [DISP_CC_MDSS_BYTE1_INTF_CLK] = &disp_cc_mdss_byte1_intf_clk.clkr, |
| [DISP_CC_MDSS_DP_AUX1_CLK] = &disp_cc_mdss_dp_aux1_clk.clkr, |
| [DISP_CC_MDSS_DP_AUX1_CLK_SRC] = &disp_cc_mdss_dp_aux1_clk_src.clkr, |
| [DISP_CC_MDSS_DP_AUX_CLK] = &disp_cc_mdss_dp_aux_clk.clkr, |
| [DISP_CC_MDSS_DP_AUX_CLK_SRC] = &disp_cc_mdss_dp_aux_clk_src.clkr, |
| [DISP_CC_MDSS_DP_LINK1_CLK] = &disp_cc_mdss_dp_link1_clk.clkr, |
| [DISP_CC_MDSS_DP_LINK1_CLK_SRC] = &disp_cc_mdss_dp_link1_clk_src.clkr, |
| [DISP_CC_MDSS_DP_LINK1_DIV_CLK_SRC] = &disp_cc_mdss_dp_link1_div_clk_src.clkr, |
| [DISP_CC_MDSS_DP_LINK1_INTF_CLK] = &disp_cc_mdss_dp_link1_intf_clk.clkr, |
| [DISP_CC_MDSS_DP_LINK_CLK] = &disp_cc_mdss_dp_link_clk.clkr, |
| [DISP_CC_MDSS_DP_LINK_CLK_SRC] = &disp_cc_mdss_dp_link_clk_src.clkr, |
| [DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC] = &disp_cc_mdss_dp_link_div_clk_src.clkr, |
| [DISP_CC_MDSS_DP_LINK_INTF_CLK] = &disp_cc_mdss_dp_link_intf_clk.clkr, |
| [DISP_CC_MDSS_DP_PIXEL1_CLK] = &disp_cc_mdss_dp_pixel1_clk.clkr, |
| [DISP_CC_MDSS_DP_PIXEL1_CLK_SRC] = &disp_cc_mdss_dp_pixel1_clk_src.clkr, |
| [DISP_CC_MDSS_DP_PIXEL2_CLK] = &disp_cc_mdss_dp_pixel2_clk.clkr, |
| [DISP_CC_MDSS_DP_PIXEL2_CLK_SRC] = &disp_cc_mdss_dp_pixel2_clk_src.clkr, |
| [DISP_CC_MDSS_DP_PIXEL_CLK] = &disp_cc_mdss_dp_pixel_clk.clkr, |
| [DISP_CC_MDSS_DP_PIXEL_CLK_SRC] = &disp_cc_mdss_dp_pixel_clk_src.clkr, |
| [DISP_CC_MDSS_EDP_AUX_CLK] = &disp_cc_mdss_edp_aux_clk.clkr, |
| [DISP_CC_MDSS_EDP_AUX_CLK_SRC] = &disp_cc_mdss_edp_aux_clk_src.clkr, |
| [DISP_CC_MDSS_EDP_GTC_CLK] = &disp_cc_mdss_edp_gtc_clk.clkr, |
| [DISP_CC_MDSS_EDP_GTC_CLK_SRC] = &disp_cc_mdss_edp_gtc_clk_src.clkr, |
| [DISP_CC_MDSS_EDP_LINK_CLK] = &disp_cc_mdss_edp_link_clk.clkr, |
| [DISP_CC_MDSS_EDP_LINK_CLK_SRC] = &disp_cc_mdss_edp_link_clk_src.clkr, |
| [DISP_CC_MDSS_EDP_LINK_DIV_CLK_SRC] = &disp_cc_mdss_edp_link_div_clk_src.clkr, |
| [DISP_CC_MDSS_EDP_LINK_INTF_CLK] = &disp_cc_mdss_edp_link_intf_clk.clkr, |
| [DISP_CC_MDSS_EDP_PIXEL_CLK] = &disp_cc_mdss_edp_pixel_clk.clkr, |
| [DISP_CC_MDSS_EDP_PIXEL_CLK_SRC] = &disp_cc_mdss_edp_pixel_clk_src.clkr, |
| [DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr, |
| [DISP_CC_MDSS_ESC0_CLK_SRC] = &disp_cc_mdss_esc0_clk_src.clkr, |
| [DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr, |
| [DISP_CC_MDSS_ESC1_CLK_SRC] = &disp_cc_mdss_esc1_clk_src.clkr, |
| [DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr, |
| [DISP_CC_MDSS_MDP_CLK_SRC] = &disp_cc_mdss_mdp_clk_src.clkr, |
| [DISP_CC_MDSS_MDP_LUT_CLK] = &disp_cc_mdss_mdp_lut_clk.clkr, |
| [DISP_CC_MDSS_NON_GDSC_AHB_CLK] = &disp_cc_mdss_non_gdsc_ahb_clk.clkr, |
| [DISP_CC_MDSS_PCLK0_CLK] = &disp_cc_mdss_pclk0_clk.clkr, |
| [DISP_CC_MDSS_PCLK0_CLK_SRC] = &disp_cc_mdss_pclk0_clk_src.clkr, |
| [DISP_CC_MDSS_PCLK1_CLK] = &disp_cc_mdss_pclk1_clk.clkr, |
| [DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr, |
| [DISP_CC_MDSS_ROT_CLK] = &disp_cc_mdss_rot_clk.clkr, |
| [DISP_CC_MDSS_ROT_CLK_SRC] = &disp_cc_mdss_rot_clk_src.clkr, |
| [DISP_CC_MDSS_RSCC_AHB_CLK] = &disp_cc_mdss_rscc_ahb_clk.clkr, |
| [DISP_CC_MDSS_RSCC_VSYNC_CLK] = &disp_cc_mdss_rscc_vsync_clk.clkr, |
| [DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr, |
| [DISP_CC_MDSS_VSYNC_CLK_SRC] = &disp_cc_mdss_vsync_clk_src.clkr, |
| [DISP_CC_PLL0] = &disp_cc_pll0.clkr, |
| [DISP_CC_PLL1] = &disp_cc_pll1.clkr, |
| }; |
| |
| static const struct qcom_reset_map disp_cc_sm8250_resets[] = { |
| [DISP_CC_MDSS_CORE_BCR] = { 0x2000 }, |
| [DISP_CC_MDSS_RSCC_BCR] = { 0x4000 }, |
| }; |
| |
| static struct gdsc *disp_cc_sm8250_gdscs[] = { |
| [MDSS_GDSC] = &mdss_gdsc, |
| }; |
| |
| static const struct regmap_config disp_cc_sm8250_regmap_config = { |
| .reg_bits = 32, |
| .reg_stride = 4, |
| .val_bits = 32, |
| .max_register = 0x10000, |
| .fast_io = true, |
| }; |
| |
| static const struct qcom_cc_desc disp_cc_sm8250_desc = { |
| .config = &disp_cc_sm8250_regmap_config, |
| .clks = disp_cc_sm8250_clocks, |
| .num_clks = ARRAY_SIZE(disp_cc_sm8250_clocks), |
| .resets = disp_cc_sm8250_resets, |
| .num_resets = ARRAY_SIZE(disp_cc_sm8250_resets), |
| .gdscs = disp_cc_sm8250_gdscs, |
| .num_gdscs = ARRAY_SIZE(disp_cc_sm8250_gdscs), |
| }; |
| |
| static const struct of_device_id disp_cc_sm8250_match_table[] = { |
| { .compatible = "qcom,sc8180x-dispcc" }, |
| { .compatible = "qcom,sm8150-dispcc" }, |
| { .compatible = "qcom,sm8250-dispcc" }, |
| { .compatible = "qcom,sm8350-dispcc" }, |
| { } |
| }; |
| MODULE_DEVICE_TABLE(of, disp_cc_sm8250_match_table); |
| |
| static int disp_cc_sm8250_probe(struct platform_device *pdev) |
| { |
| struct regmap *regmap; |
| int ret; |
| |
| ret = devm_pm_runtime_enable(&pdev->dev); |
| if (ret) |
| return ret; |
| |
| ret = pm_runtime_resume_and_get(&pdev->dev); |
| if (ret) |
| return ret; |
| |
| regmap = qcom_cc_map(pdev, &disp_cc_sm8250_desc); |
| if (IS_ERR(regmap)) { |
| pm_runtime_put(&pdev->dev); |
| return PTR_ERR(regmap); |
| } |
| |
| /* Apply differences for SM8150 and SM8350 */ |
| BUILD_BUG_ON(CLK_ALPHA_PLL_TYPE_TRION != CLK_ALPHA_PLL_TYPE_LUCID); |
| if (of_device_is_compatible(pdev->dev.of_node, "qcom,sc8180x-dispcc") || |
| of_device_is_compatible(pdev->dev.of_node, "qcom,sm8150-dispcc")) { |
| disp_cc_pll0_config.config_ctl_hi_val = 0x00002267; |
| disp_cc_pll0_config.config_ctl_hi1_val = 0x00000024; |
| disp_cc_pll0_config.user_ctl_hi1_val = 0x000000D0; |
| disp_cc_pll0_init.ops = &clk_alpha_pll_trion_ops; |
| disp_cc_pll1_config.config_ctl_hi_val = 0x00002267; |
| disp_cc_pll1_config.config_ctl_hi1_val = 0x00000024; |
| disp_cc_pll1_config.user_ctl_hi1_val = 0x000000D0; |
| disp_cc_pll1_init.ops = &clk_alpha_pll_trion_ops; |
| |
| disp_cc_mdss_dp_link_intf_clk.clkr.hw.init->parent_hws[0] = |
| &disp_cc_mdss_dp_link_clk_src.clkr.hw; |
| disp_cc_mdss_dp_link1_intf_clk.clkr.hw.init->parent_hws[0] = |
| &disp_cc_mdss_dp_link1_clk_src.clkr.hw; |
| disp_cc_mdss_edp_link_intf_clk.clkr.hw.init->parent_hws[0] = |
| &disp_cc_mdss_edp_link_clk_src.clkr.hw; |
| |
| disp_cc_sm8250_clocks[DISP_CC_MDSS_DP_LINK1_DIV_CLK_SRC] = NULL; |
| disp_cc_sm8250_clocks[DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC] = NULL; |
| disp_cc_sm8250_clocks[DISP_CC_MDSS_EDP_LINK_DIV_CLK_SRC] = NULL; |
| } else if (of_device_is_compatible(pdev->dev.of_node, "qcom,sm8350-dispcc")) { |
| static struct clk_rcg2 * const rcgs[] = { |
| &disp_cc_mdss_byte0_clk_src, |
| &disp_cc_mdss_byte1_clk_src, |
| &disp_cc_mdss_dp_aux1_clk_src, |
| &disp_cc_mdss_dp_aux_clk_src, |
| &disp_cc_mdss_dp_link1_clk_src, |
| &disp_cc_mdss_dp_link_clk_src, |
| &disp_cc_mdss_dp_pixel1_clk_src, |
| &disp_cc_mdss_dp_pixel2_clk_src, |
| &disp_cc_mdss_dp_pixel_clk_src, |
| &disp_cc_mdss_edp_aux_clk_src, |
| &disp_cc_mdss_edp_link_clk_src, |
| &disp_cc_mdss_edp_pixel_clk_src, |
| &disp_cc_mdss_esc0_clk_src, |
| &disp_cc_mdss_esc1_clk_src, |
| &disp_cc_mdss_mdp_clk_src, |
| &disp_cc_mdss_pclk0_clk_src, |
| &disp_cc_mdss_pclk1_clk_src, |
| &disp_cc_mdss_rot_clk_src, |
| &disp_cc_mdss_vsync_clk_src, |
| }; |
| static struct clk_regmap_div * const divs[] = { |
| &disp_cc_mdss_byte0_div_clk_src, |
| &disp_cc_mdss_byte1_div_clk_src, |
| &disp_cc_mdss_dp_link1_div_clk_src, |
| &disp_cc_mdss_dp_link_div_clk_src, |
| &disp_cc_mdss_edp_link_div_clk_src, |
| }; |
| unsigned int i; |
| static bool offset_applied; |
| |
| /* |
| * note: trion == lucid, except for the prepare() op |
| * only apply the offsets once (in case of deferred probe) |
| */ |
| if (!offset_applied) { |
| for (i = 0; i < ARRAY_SIZE(rcgs); i++) |
| rcgs[i]->cmd_rcgr -= 4; |
| |
| for (i = 0; i < ARRAY_SIZE(divs); i++) { |
| divs[i]->reg -= 4; |
| divs[i]->width = 4; |
| } |
| |
| disp_cc_mdss_ahb_clk.halt_reg -= 4; |
| disp_cc_mdss_ahb_clk.clkr.enable_reg -= 4; |
| |
| offset_applied = true; |
| } |
| |
| disp_cc_mdss_ahb_clk_src.cmd_rcgr = 0x22a0; |
| |
| disp_cc_pll0_config.config_ctl_hi1_val = 0x2a9a699c; |
| disp_cc_pll0_config.test_ctl_hi1_val = 0x01800000; |
| disp_cc_pll0_init.ops = &clk_alpha_pll_lucid_5lpe_ops; |
| disp_cc_pll0.vco_table = lucid_5lpe_vco; |
| disp_cc_pll1_config.config_ctl_hi1_val = 0x2a9a699c; |
| disp_cc_pll1_config.test_ctl_hi1_val = 0x01800000; |
| disp_cc_pll1_init.ops = &clk_alpha_pll_lucid_5lpe_ops; |
| disp_cc_pll1.vco_table = lucid_5lpe_vco; |
| |
| disp_cc_sm8250_clocks[DISP_CC_MDSS_EDP_GTC_CLK] = NULL; |
| disp_cc_sm8250_clocks[DISP_CC_MDSS_EDP_GTC_CLK_SRC] = NULL; |
| } |
| |
| clk_lucid_pll_configure(&disp_cc_pll0, regmap, &disp_cc_pll0_config); |
| clk_lucid_pll_configure(&disp_cc_pll1, regmap, &disp_cc_pll1_config); |
| |
| /* Enable clock gating for MDP clocks */ |
| regmap_update_bits(regmap, 0x8000, 0x10, 0x10); |
| |
| /* Keep some clocks always-on */ |
| qcom_branch_set_clk_en(regmap, 0x605c); /* DISP_CC_XO_CLK */ |
| |
| ret = qcom_cc_really_probe(pdev, &disp_cc_sm8250_desc, regmap); |
| |
| pm_runtime_put(&pdev->dev); |
| |
| return ret; |
| } |
| |
| static struct platform_driver disp_cc_sm8250_driver = { |
| .probe = disp_cc_sm8250_probe, |
| .driver = { |
| .name = "disp_cc-sm8250", |
| .of_match_table = disp_cc_sm8250_match_table, |
| }, |
| }; |
| |
| module_platform_driver(disp_cc_sm8250_driver); |
| |
| MODULE_DESCRIPTION("QTI DISPCC SM8250 Driver"); |
| MODULE_LICENSE("GPL v2"); |
