| # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) |
| %YAML 1.2 |
| --- |
| $id: http://devicetree.org/schemas/pinctrl/nvidia,tegra234-pinmux.yaml# |
| $schema: http://devicetree.org/meta-schemas/core.yaml# |
| |
| title: NVIDIA Tegra234 Pinmux Controller |
| |
| maintainers: |
| - Thierry Reding <thierry.reding@gmail.com> |
| - Jon Hunter <jonathanh@nvidia.com> |
| |
| properties: |
| compatible: |
| const: nvidia,tegra234-pinmux |
| |
| reg: |
| maxItems: 1 |
| |
| patternProperties: |
| "^pinmux(-[a-z0-9-]+)?$": |
| type: object |
| |
| # pin groups |
| additionalProperties: |
| $ref: nvidia,tegra234-pinmux-common.yaml |
| |
| properties: |
| nvidia,pins: |
| items: |
| enum: [ dap6_sclk_pa0, dap6_dout_pa1, dap6_din_pa2, |
| dap6_fs_pa3, dap4_sclk_pa4, dap4_dout_pa5, |
| dap4_din_pa6, dap4_fs_pa7, soc_gpio08_pb0, |
| qspi0_sck_pc0, qspi0_cs_n_pc1, |
| qspi0_io0_pc2, qspi0_io1_pc3, qspi0_io2_pc4, |
| qspi0_io3_pc5, qspi1_sck_pc6, qspi1_cs_n_pc7, |
| qspi1_io0_pd0, qspi1_io1_pd1, qspi1_io2_pd2, |
| qspi1_io3_pd3, eqos_txc_pe0, eqos_td0_pe1, |
| eqos_td1_pe2, eqos_td2_pe3, eqos_td3_pe4, |
| eqos_tx_ctl_pe5, eqos_rd0_pe6, eqos_rd1_pe7, |
| eqos_rd2_pf0, eqos_rd3_pf1, eqos_rx_ctl_pf2, |
| eqos_rxc_pf3, eqos_sma_mdio_pf4, eqos_sma_mdc_pf5, |
| soc_gpio13_pg0, soc_gpio14_pg1, soc_gpio15_pg2, |
| soc_gpio16_pg3, soc_gpio17_pg4, soc_gpio18_pg5, |
| soc_gpio19_pg6, soc_gpio20_pg7, soc_gpio21_ph0, |
| soc_gpio22_ph1, soc_gpio06_ph2, uart4_tx_ph3, |
| uart4_rx_ph4, uart4_rts_ph5, uart4_cts_ph6, |
| soc_gpio41_ph7, soc_gpio42_pi0, soc_gpio43_pi1, |
| soc_gpio44_pi2, gen1_i2c_scl_pi3, gen1_i2c_sda_pi4, |
| cpu_pwr_req_pi5, soc_gpio07_pi6, |
| sdmmc1_clk_pj0, sdmmc1_cmd_pj1, sdmmc1_dat0_pj2, |
| sdmmc1_dat1_pj3, sdmmc1_dat2_pj4, sdmmc1_dat3_pj5, |
| pex_l0_clkreq_n_pk0, pex_l0_rst_n_pk1, |
| pex_l1_clkreq_n_pk2, pex_l1_rst_n_pk3, |
| pex_l2_clkreq_n_pk4, pex_l2_rst_n_pk5, |
| pex_l3_clkreq_n_pk6, pex_l3_rst_n_pk7, |
| pex_l4_clkreq_n_pl0, pex_l4_rst_n_pl1, |
| pex_wake_n_pl2, soc_gpio34_pl3, dp_aux_ch0_hpd_pm0, |
| dp_aux_ch1_hpd_pm1, dp_aux_ch2_hpd_pm2, |
| dp_aux_ch3_hpd_pm3, soc_gpio55_pm4, soc_gpio36_pm5, |
| soc_gpio53_pm6, soc_gpio38_pm7, dp_aux_ch3_n_pn0, |
| soc_gpio39_pn1, soc_gpio40_pn2, dp_aux_ch1_p_pn3, |
| dp_aux_ch1_n_pn4, dp_aux_ch2_p_pn5, dp_aux_ch2_n_pn6, |
| dp_aux_ch3_p_pn7, extperiph1_clk_pp0, |
| extperiph2_clk_pp1, cam_i2c_scl_pp2, cam_i2c_sda_pp3, |
| soc_gpio23_pp4, soc_gpio24_pp5, soc_gpio25_pp6, |
| pwr_i2c_scl_pp7, pwr_i2c_sda_pq0, soc_gpio28_pq1, |
| soc_gpio29_pq2, soc_gpio30_pq3, soc_gpio31_pq4, |
| soc_gpio32_pq5, soc_gpio33_pq6, soc_gpio35_pq7, |
| soc_gpio37_pr0, soc_gpio56_pr1, uart1_tx_pr2, |
| uart1_rx_pr3, uart1_rts_pr4, uart1_cts_pr5, |
| soc_gpio61_pw0, soc_gpio62_pw1, gpu_pwr_req_px0, |
| cv_pwr_req_px1, gp_pwm2_px2, gp_pwm3_px3, uart2_tx_px4, |
| uart2_rx_px5, uart2_rts_px6, uart2_cts_px7, spi3_sck_py0, |
| spi3_miso_py1, spi3_mosi_py2, spi3_cs0_py3, |
| spi3_cs1_py4, uart5_tx_py5, uart5_rx_py6, |
| uart5_rts_py7, uart5_cts_pz0, usb_vbus_en0_pz1, |
| usb_vbus_en1_pz2, spi1_sck_pz3, spi1_miso_pz4, |
| spi1_mosi_pz5, spi1_cs0_pz6, spi1_cs1_pz7, |
| spi5_sck_pac0, spi5_miso_pac1, spi5_mosi_pac2, |
| spi5_cs0_pac3, soc_gpio57_pac4, soc_gpio58_pac5, |
| soc_gpio59_pac6, soc_gpio60_pac7, soc_gpio45_pad0, |
| soc_gpio46_pad1, soc_gpio47_pad2, soc_gpio48_pad3, |
| ufs0_ref_clk_pae0, ufs0_rst_n_pae1, |
| pex_l5_clkreq_n_paf0, pex_l5_rst_n_paf1, |
| pex_l6_clkreq_n_paf2, pex_l6_rst_n_paf3, |
| pex_l7_clkreq_n_pag0, pex_l7_rst_n_pag1, |
| pex_l8_clkreq_n_pag2, pex_l8_rst_n_pag3, |
| pex_l9_clkreq_n_pag4, pex_l9_rst_n_pag5, |
| pex_l10_clkreq_n_pag6, pex_l10_rst_n_pag7, |
| sdmmc1_comp, eqos_comp, qspi_comp, |
| # drive groups |
| drive_soc_gpio08_pb0, drive_soc_gpio36_pm5, |
| drive_soc_gpio53_pm6, drive_soc_gpio55_pm4, |
| drive_soc_gpio38_pm7, drive_soc_gpio39_pn1, |
| drive_soc_gpio40_pn2, drive_dp_aux_ch0_hpd_pm0, |
| drive_dp_aux_ch1_hpd_pm1, drive_dp_aux_ch2_hpd_pm2, |
| drive_dp_aux_ch3_hpd_pm3, drive_dp_aux_ch1_p_pn3, |
| drive_dp_aux_ch1_n_pn4, drive_dp_aux_ch2_p_pn5, |
| drive_dp_aux_ch2_n_pn6, drive_dp_aux_ch3_p_pn7, |
| drive_dp_aux_ch3_n_pn0, drive_pex_l2_clkreq_n_pk4, |
| drive_pex_wake_n_pl2, drive_pex_l1_clkreq_n_pk2, |
| drive_pex_l1_rst_n_pk3, drive_pex_l0_clkreq_n_pk0, |
| drive_pex_l0_rst_n_pk1, drive_pex_l2_rst_n_pk5, |
| drive_pex_l3_clkreq_n_pk6, drive_pex_l3_rst_n_pk7, |
| drive_pex_l4_clkreq_n_pl0, drive_pex_l4_rst_n_pl1, |
| drive_soc_gpio34_pl3, drive_pex_l5_clkreq_n_paf0, |
| drive_pex_l5_rst_n_paf1, drive_pex_l6_clkreq_n_paf2, |
| drive_pex_l6_rst_n_paf3, drive_pex_l10_clkreq_n_pag6, |
| drive_pex_l10_rst_n_pag7, drive_pex_l7_clkreq_n_pag0, |
| drive_pex_l7_rst_n_pag1, drive_pex_l8_clkreq_n_pag2, |
| drive_pex_l8_rst_n_pag3, drive_pex_l9_clkreq_n_pag4, |
| drive_pex_l9_rst_n_pag5, drive_sdmmc1_clk_pj0, |
| drive_sdmmc1_cmd_pj1, drive_sdmmc1_dat3_pj5, |
| drive_sdmmc1_dat2_pj4, drive_sdmmc1_dat1_pj3, |
| drive_sdmmc1_dat0_pj2 ] |
| |
| unevaluatedProperties: false |
| |
| examples: |
| - | |
| #include <dt-bindings/pinctrl/pinctrl-tegra.h> |
| |
| pinmux@2430000 { |
| compatible = "nvidia,tegra234-pinmux"; |
| reg = <0x2430000 0x17000>; |
| |
| pinctrl-names = "pex_rst"; |
| pinctrl-0 = <&pex_rst_c5_out_state>; |
| |
| pex_rst_c5_out_state: pinmux-pex-rst-c5-out { |
| pexrst { |
| nvidia,pins = "pex_l5_rst_n_paf1"; |
| nvidia,schmitt = <TEGRA_PIN_DISABLE>; |
| nvidia,enable-input = <TEGRA_PIN_DISABLE>; |
| nvidia,io-hv = <TEGRA_PIN_ENABLE>; |
| nvidia,tristate = <TEGRA_PIN_DISABLE>; |
| nvidia,pull = <TEGRA_PIN_PULL_NONE>; |
| }; |
| }; |
| }; |
| ... |
