arch/arm/boot/dts/bcm-nsp.dtsi - linux - Git at Google

 /*
  *  BSD LICENSE
  *
  *  Copyright(c) 2015 Broadcom Corporation.  All rights reserved.
  *
  *  Redistribution and use in source and binary forms, with or without
  *  modification, are permitted provided that the following conditions
  *  are met:
  *
  *    * Redistributions of source code must retain the above copyright
  *      notice, this list of conditions and the following disclaimer.
  *    * Redistributions in binary form must reproduce the above copyright
  *      notice, this list of conditions and the following disclaimer in
  *      the documentation and/or other materials provided with the
  *      distribution.
  *    * Neither the name of Broadcom Corporation nor the names of its
  *      contributors may be used to endorse or promote products derived
  *      from this software without specific prior written permission.
  *
  *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  */

 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/interrupt-controller/irq.h>
 #include <dt-bindings/clock/bcm-nsp.h>

 / {
 	#address-cells = <1>;
 	#size-cells = <1>;
 	compatible = "brcm,nsp";
 	model = "Broadcom Northstar Plus SoC";
 	interrupt-parent = <&gic>;

 	aliases {
 		serial0 = &uart0;
 		serial1 = &uart1;
 		ethernet0 = &amac0;
 		ethernet1 = &amac1;
 		ethernet2 = &amac2;
 	};

 	cpus {
 		#address-cells = <1>;
 		#size-cells = <0>;

 		cpu0: cpu@0 {
 			device_type = "cpu";
 			compatible = "arm,cortex-a9";
 			next-level-cache = <&L2>;
 			reg = <0x0>;
 		};

 		cpu1: cpu@1 {
 			device_type = "cpu";
 			compatible = "arm,cortex-a9";
 			next-level-cache = <&L2>;
 			enable-method = "brcm,bcm-nsp-smp";
 			secondary-boot-reg = <0xffff0fec>;
 			reg = <0x1>;
 		};
 	};

 	pmu {
 		compatible = "arm,cortex-a9-pmu";
 		interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH
 			      GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
 		interrupt-affinity = <&cpu0>, <&cpu1>;
 	};

 	mpcore@19000000 {
 		compatible = "simple-bus";
 		ranges = <0x00000000 0x19000000 0x00023000>;
 		#address-cells = <1>;
 		#size-cells = <1>;

 		a9pll: arm_clk@0 {
 			#clock-cells = <0>;
 			compatible = "brcm,nsp-armpll";
 			clocks = <&osc>;
 			reg = <0x00000 0x1000>;
 		};

 		timer@20200 {
 			compatible = "arm,cortex-a9-global-timer";
 			reg = <0x20200 0x100>;
 			interrupts = <GIC_PPI 11 IRQ_TYPE_EDGE_RISING>;
 			clocks = <&periph_clk>;
 		};

 		twd-timer@20600 {
 			compatible = "arm,cortex-a9-twd-timer";
 			reg = <0x20600 0x20>;
 			interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) |
 						  IRQ_TYPE_EDGE_RISING)>;
 			clocks = <&periph_clk>;
 		};

 		twd-watchdog@20620 {
 			compatible = "arm,cortex-a9-twd-wdt";
 			reg = <0x20620 0x20>;
 			interrupts = <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) |
 						  IRQ_TYPE_LEVEL_HIGH)>;
 			clocks = <&periph_clk>;
 		};

 		gic: interrupt-controller@21000 {
 			compatible = "arm,cortex-a9-gic";
 			#interrupt-cells = <3>;
 			#address-cells = <0>;
 			interrupt-controller;
 			reg = <0x21000 0x1000>,
 			      <0x20100 0x100>;
 		};

 		L2: cache-controller@22000 {
 			compatible = "arm,pl310-cache";
 			reg = <0x22000 0x1000>;
 			cache-unified;
 			cache-level = <2>;
 		};
 	};

 	clocks {
 		#address-cells = <1>;
 		#size-cells = <1>;
 		ranges;

 		osc: oscillator {
 			#clock-cells = <0>;
 			compatible = "fixed-clock";
 			clock-frequency = <25000000>;
 		};

 		iprocmed: iprocmed {
 			#clock-cells = <0>;
 			compatible = "fixed-factor-clock";
 			clocks = <&genpll BCM_NSP_GENPLL_IPROCFAST_CLK>;
 			clock-div = <2>;
 			clock-mult = <1>;
 		};

 		iprocslow: iprocslow {
 			#clock-cells = <0>;
 			compatible = "fixed-factor-clock";
 			clocks = <&genpll BCM_NSP_GENPLL_IPROCFAST_CLK>;
 			clock-div = <4>;
 			clock-mult = <1>;
 		};

 		periph_clk: periph_clk {
 			#clock-cells = <0>;
 			compatible = "fixed-factor-clock";
 			clocks = <&a9pll>;
 			clock-div = <2>;
 			clock-mult = <1>;
 		};
 	};

 	axi@18000000 {
 		compatible = "simple-bus";
 		ranges = <0x00000000 0x18000000 0x0011c40c>;
 		#address-cells = <1>;
 		#size-cells = <1>;

 		gpioa: gpio@20 {
 			compatible = "brcm,nsp-gpio-a";
 			reg = <0x0020 0x70>,
 			      <0x3f1c4 0x1c>;
 			#gpio-cells = <2>;
 			gpio-controller;
 			ngpios = <32>;
 			interrupt-controller;
 			interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
 			gpio-ranges = <&pinctrl 0 0 32>;
 		};

 		uart0: serial@300 {
 			compatible = "ns16550a";
 			reg = <0x0300 0x100>;
 			interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&osc>;
 			status = "disabled";
 		};

 		uart1: serial@400 {
 			compatible = "ns16550a";
 			reg = <0x0400 0x100>;
 			interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&osc>;
 			status = "disabled";
 		};

 		dma: dma@20000 {
 			compatible = "arm,pl330", "arm,primecell";
 			reg = <0x20000 0x1000>;
 			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&iprocslow>;
 			clock-names = "apb_pclk";
 			#dma-cells = <1>;
 			dma-coherent;
 			status = "disabled";
 		};

 		sdio: sdhci@21000 {
 			compatible = "brcm,sdhci-iproc-cygnus";
 			reg = <0x21000 0x100>;
 			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
 			sdhci,auto-cmd12;
 			clocks = <&lcpll0 BCM_NSP_LCPLL0_SDIO_CLK>;
 			dma-coherent;
 			status = "disabled";
 		};

 		amac0: ethernet@22000 {
 			compatible = "brcm,nsp-amac";
 			reg = <0x022000 0x1000>,
 			      <0x110000 0x1000>;
 			reg-names = "amac_base", "idm_base";
 			interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
 			dma-coherent;
 			status = "disabled";
 		};

 		amac1: ethernet@23000 {
 			compatible = "brcm,nsp-amac";
 			reg = <0x023000 0x1000>,
 			      <0x111000 0x1000>;
 			reg-names = "amac_base", "idm_base";
 			interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
 			dma-coherent;
 			status = "disabled";
 		};

 		amac2: ethernet@24000 {
 			compatible = "brcm,nsp-amac";
 			reg = <0x024000 0x1000>,
 			      <0x112000 0x1000>;
 			reg-names = "amac_base", "idm_base";
 			interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
 			dma-coherent;
 			status = "disabled";
 		};

 		mailbox: mailbox@25c00 {
 			compatible = "brcm,iproc-fa2-mbox";
 			reg = <0x25c00 0x400>;
 			interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
 			#mbox-cells = <1>;
 			brcm,rx-status-len = <32>;
 			brcm,use-bcm-hdr;
 			dma-coherent;
 		};

 		nand_controller: nand-controller@26000 {
 			compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1";
 			reg = <0x026000 0x600>,
 			      <0x11b408 0x600>,
 			      <0x026f00 0x20>;
 			reg-names = "nand", "iproc-idm", "iproc-ext";
 			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;

 			#address-cells = <1>;
 			#size-cells = <0>;

 			brcm,nand-has-wp;
 		};

 		qspi: spi@27200 {
 			compatible = "brcm,spi-nsp-qspi", "brcm,spi-bcm-qspi";
 			reg = <0x027200 0x184>,
 			      <0x027000 0x124>,
 			      <0x11c408 0x004>,
 			      <0x0273a0 0x01c>;
 			reg-names = "mspi", "bspi", "intr_regs",
 				    "intr_status_reg";
 			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
 			interrupt-names = "spi_lr_fullness_reached",
 					  "spi_lr_session_aborted",
 					  "spi_lr_impatient",
 					  "spi_lr_session_done",
 					  "spi_lr_overhead",
 					  "mspi_done",
 					  "mspi_halted";
 			clocks = <&iprocmed>;
 			clock-names = "iprocmed";
 			num-cs = <2>;
 			#address-cells = <1>;
 			#size-cells = <0>;
 		};

 		xhci: usb@29000 {
 			compatible = "generic-xhci";
 			reg = <0x29000 0x1000>;
 			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
 			phys = <&usb3_phy>;
 			phy-names = "usb3-phy";
 			dma-coherent;
 			status = "disabled";
 		};

 		ehci0: usb@2a000 {
 			compatible = "generic-ehci";
 			reg = <0x2a000 0x100>;
 			interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
 			dma-coherent;
 			status = "disabled";
 		};

 		ohci0: usb@2b000 {
 			compatible = "generic-ohci";
 			reg = <0x2b000 0x100>;
 			interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
 			dma-coherent;
 			status = "disabled";
 		};

 		crypto@2f000 {
 			compatible = "brcm,spum-nsp-crypto";
 			reg = <0x2f000 0x900>;
 			mboxes = <&mailbox 0>;
 		};

 		gpiob: gpio@30000 {
 			compatible = "brcm,iproc-nsp-gpio", "brcm,iproc-gpio";
 			reg = <0x30000 0x50>;
 			#gpio-cells = <2>;
 			gpio-controller;
 			ngpios = <4>;
 			interrupt-controller;
 			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
 		};

 		pwm: pwm@31000 {
 			compatible = "brcm,iproc-pwm";
 			reg = <0x31000 0x28>;
 			clocks = <&osc>;
 			#pwm-cells = <3>;
 			status = "disabled";
 		};

 		rng: rng@33000 {
 			compatible = "brcm,bcm-nsp-rng";
 			reg = <0x33000 0x14>;
 		};

 		ccbtimer0: timer@34000 {
 			compatible = "arm,sp804", "arm,primecell";
 			reg = <0x34000 0x1000>;
 			interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&iprocslow>;
 			clock-names = "apb_pclk";
 		};

 		ccbtimer1: timer@35000 {
 			compatible = "arm,sp804", "arm,primecell";
 			reg = <0x35000 0x1000>;
 			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&iprocslow>;
 			clock-names = "apb_pclk";
 		};

 		srab: ethernet-switch@36000 {
 			compatible = "brcm,nsp-srab";
 			reg = <0x36000 0x1000>,
 			      <0x3f308 0x8>,
 			      <0x3f410 0xc>;
 			reg-names = "srab", "mux_config", "sgmii_config";
 			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
 			interrupt-names = "link_state_p0",
 					  "link_state_p1",
 					  "link_state_p2",
 					  "link_state_p3",
 					  "link_state_p4",
 					  "link_state_p5",
 					  "link_state_p7",
 					  "link_state_p8",
 					  "phy",
 					  "ts",
 					  "imp_sleep_timer_p5",
 					  "imp_sleep_timer_p7",
 					  "imp_sleep_timer_p8";
 			status = "disabled";

 			/* ports are defined in board DTS */
 			ports {
 				#address-cells = <1>;
 				#size-cells = <0>;
 			};
 		};

 		i2c0: i2c@38000 {
 			compatible = "brcm,iproc-i2c";
 			reg = <0x38000 0x50>;
 			#address-cells = <1>;
 			#size-cells = <0>;
 			interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
 			clock-frequency = <100000>;
 			dma-coherent;
 			status = "disabled";
 		};

 		watchdog@39000 {
 			compatible = "arm,sp805", "arm,primecell";
 			reg = <0x39000 0x1000>;
 			interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&iprocslow>, <&iprocslow>;
 			clock-names = "wdog_clk", "apb_pclk";
 		};

 		lcpll0: lcpll0@3f100 {
 			#clock-cells = <1>;
 			compatible = "brcm,nsp-lcpll0";
 			reg = <0x3f100 0x14>;
 			clocks = <&osc>;
 			clock-output-names = "lcpll0", "pcie_phy", "sdio",
 					     "ddr_phy";
 		};

 		genpll: genpll@3f140 {
 			#clock-cells = <1>;
 			compatible = "brcm,nsp-genpll";
 			reg = <0x3f140 0x24>;
 			clocks = <&osc>;
 			clock-output-names = "genpll", "phy", "ethernetclk",
 					     "usbclk", "iprocfast", "sata1",
 					     "sata2";
 		};

 		pinctrl: pinctrl@3f1c0 {
 			compatible = "brcm,nsp-pinmux";
 			reg = <0x3f1c0 0x04>,
 			      <0x30028 0x04>,
 			      <0x3f408 0x04>;
 		};

 		thermal: thermal@3f2c0 {
 			compatible = "brcm,ns-thermal";
 			reg = <0x3f2c0 0x10>;
 			#thermal-sensor-cells = <0>;
 		};

 		sata_phy: sata_phy@40100 {
 			compatible = "brcm,iproc-nsp-sata-phy";
 			reg = <0x40100 0x340>;
 			reg-names = "phy";
 			#address-cells = <1>;
 			#size-cells = <0>;

 			sata_phy0: sata-phy@0 {
 				reg = <0>;
 				#phy-cells = <0>;
 				status = "disabled";
 			};

 			sata_phy1: sata-phy@1 {
 				reg = <1>;
 				#phy-cells = <0>;
 				status = "disabled";
 			};
 		};

 		sata: ahci@41000 {
 			compatible = "brcm,bcm-nsp-ahci";
 			reg-names = "ahci", "top-ctrl";
 			reg = <0x41000 0x1000>, <0x40020 0x1c>;
 			interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
 			#address-cells = <1>;
 			#size-cells = <0>;
 			dma-coherent;
 			status = "disabled";

 			sata0: sata-port@0 {
 				reg = <0>;
 				phys = <&sata_phy0>;
 				phy-names = "sata-phy";
 			};

 			sata1: sata-port@1 {
 				reg = <1>;
 				phys = <&sata_phy1>;
 				phy-names = "sata-phy";
 			};
 		};

 		usb3_phy: usb3-phy@104000 {
 			compatible = "brcm,ns-bx-usb3-phy";
 			reg = <0x104000 0x1000>,
 			      <0x032000 0x1000>;
 			reg-names = "dmp", "ccb-mii";
 			#phy-cells = <0>;
 			status = "disabled";
 		};
 	};

 	pcie0: pcie@18012000 {
 		compatible = "brcm,iproc-pcie";
 		reg = <0x18012000 0x1000>;

 		#interrupt-cells = <1>;
 		interrupt-map-mask = <0 0 0 0>;
 		interrupt-map = <0 0 0 0 &gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;

 		linux,pci-domain = <0>;

 		bus-range = <0x00 0xff>;

 		#address-cells = <3>;
 		#size-cells = <2>;
 		device_type = "pci";

 		/* Note: The HW does not support I/O resources.  So,
 		 * only the memory resource range is being specified.
 		 */
 		ranges = <0x82000000 0 0x08000000 0x08000000 0 0x8000000>;

 		dma-coherent;
 		status = "disabled";

 		msi-parent = <&msi0>;
 		msi0: msi-controller {
 			compatible = "brcm,iproc-msi";
 			msi-controller;
 			interrupt-parent = <&gic>;
 			interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
 			brcm,pcie-msi-inten;
 		};
 	};

 	pcie1: pcie@18013000 {
 		compatible = "brcm,iproc-pcie";
 		reg = <0x18013000 0x1000>;

 		#interrupt-cells = <1>;
 		interrupt-map-mask = <0 0 0 0>;
 		interrupt-map = <0 0 0 0 &gic GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;

 		linux,pci-domain = <1>;

 		bus-range = <0x00 0xff>;

 		#address-cells = <3>;
 		#size-cells = <2>;
 		device_type = "pci";

 		/* Note: The HW does not support I/O resources.  So,
 		 * only the memory resource range is being specified.
 		 */
 		ranges = <0x82000000 0 0x40000000 0x40000000 0 0x8000000>;

 		dma-coherent;
 		status = "disabled";

 		msi-parent = <&msi1>;
 		msi1: msi-controller {
 			compatible = "brcm,iproc-msi";
 			msi-controller;
 			interrupt-parent = <&gic>;
 			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
 			brcm,pcie-msi-inten;
 		};
 	};

 	pcie2: pcie@18014000 {
 		compatible = "brcm,iproc-pcie";
 		reg = <0x18014000 0x1000>;

 		#interrupt-cells = <1>;
 		interrupt-map-mask = <0 0 0 0>;
 		interrupt-map = <0 0 0 0 &gic GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;

 		linux,pci-domain = <2>;

 		bus-range = <0x00 0xff>;

 		#address-cells = <3>;
 		#size-cells = <2>;
 		device_type = "pci";

 		/* Note: The HW does not support I/O resources.  So,
 		 * only the memory resource range is being specified.
 		 */
 		ranges = <0x82000000 0 0x48000000 0x48000000 0 0x8000000>;

 		dma-coherent;
 		status = "disabled";

 		msi-parent = <&msi2>;
 		msi2: msi-controller {
 			compatible = "brcm,iproc-msi";
 			msi-controller;
 			interrupt-parent = <&gic>;
 			interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
 			brcm,pcie-msi-inten;
 		};
 	};

 	thermal-zones {
 		cpu-thermal {
 			polling-delay-passive = <0>;
 			polling-delay = <1000>;
 			coefficients = <(-556) 418000>;
 			thermal-sensors = <&thermal>;

 			trips {
 				cpu-crit {
 					temperature     = <125000>;
 					hysteresis      = <0>;
 					type            = "critical";
 				};
 			};

 			cooling-maps {
 			};
 		};
 	};
 };
	/*
	* BSD LICENSE
	*
	* Copyright(c) 2015 Broadcom Corporation. All rights reserved.
	*
	* Redistribution and use in source and binary forms, with or without
	* modification, are permitted provided that the following conditions
	* are met:
	*
	* * Redistributions of source code must retain the above copyright
	* notice, this list of conditions and the following disclaimer.
	* * Redistributions in binary form must reproduce the above copyright
	* notice, this list of conditions and the following disclaimer in
	* the documentation and/or other materials provided with the
	* distribution.
	* * Neither the name of Broadcom Corporation nor the names of its
	* contributors may be used to endorse or promote products derived
	* from this software without specific prior written permission.
	*
	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
	* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
	* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
	* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
	* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
	* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
	* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*/

	#include <dt-bindings/interrupt-controller/arm-gic.h>
	#include <dt-bindings/interrupt-controller/irq.h>
	#include <dt-bindings/clock/bcm-nsp.h>

	/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "brcm,nsp";
	model = "Broadcom Northstar Plus SoC";
	interrupt-parent = <&gic>;

	aliases {
	serial0 = &uart0;
	serial1 = &uart1;
	ethernet0 = &amac0;
	ethernet1 = &amac1;
	ethernet2 = &amac2;
	};

	cpus {
	#address-cells = <1>;
	#size-cells = <0>;

	cpu0: cpu@0 {
	device_type = "cpu";
	compatible = "arm,cortex-a9";
	next-level-cache = <&L2>;
	reg = <0x0>;
	};

	cpu1: cpu@1 {
	device_type = "cpu";
	compatible = "arm,cortex-a9";
	next-level-cache = <&L2>;
	enable-method = "brcm,bcm-nsp-smp";
	secondary-boot-reg = <0xffff0fec>;
	reg = <0x1>;
	};
	};

	pmu {
	compatible = "arm,cortex-a9-pmu";
	interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH
	GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-affinity = <&cpu0>, <&cpu1>;
	};

	mpcore@19000000 {
	compatible = "simple-bus";
	ranges = <0x00000000 0x19000000 0x00023000>;
	#address-cells = <1>;
	#size-cells = <1>;

	a9pll: arm_clk@0 {
	#clock-cells = <0>;
	compatible = "brcm,nsp-armpll";
	clocks = <&osc>;
	reg = <0x00000 0x1000>;
	};

	timer@20200 {
	compatible = "arm,cortex-a9-global-timer";
	reg = <0x20200 0x100>;
	interrupts = <GIC_PPI 11 IRQ_TYPE_EDGE_RISING>;
	clocks = <&periph_clk>;
	};

	twd-timer@20600 {
	compatible = "arm,cortex-a9-twd-timer";
	reg = <0x20600 0x20>;
	interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) \|
	IRQ_TYPE_EDGE_RISING)>;
	clocks = <&periph_clk>;
	};

	twd-watchdog@20620 {
	compatible = "arm,cortex-a9-twd-wdt";
	reg = <0x20620 0x20>;
	interrupts = <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) \|
	IRQ_TYPE_LEVEL_HIGH)>;
	clocks = <&periph_clk>;
	};

	gic: interrupt-controller@21000 {
	compatible = "arm,cortex-a9-gic";
	#interrupt-cells = <3>;
	#address-cells = <0>;
	interrupt-controller;
	reg = <0x21000 0x1000>,
	<0x20100 0x100>;
	};

	L2: cache-controller@22000 {
	compatible = "arm,pl310-cache";
	reg = <0x22000 0x1000>;
	cache-unified;
	cache-level = <2>;
	};
	};

	clocks {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges;

	osc: oscillator {
	#clock-cells = <0>;
	compatible = "fixed-clock";
	clock-frequency = <25000000>;
	};

	iprocmed: iprocmed {
	#clock-cells = <0>;
	compatible = "fixed-factor-clock";
	clocks = <&genpll BCM_NSP_GENPLL_IPROCFAST_CLK>;
	clock-div = <2>;
	clock-mult = <1>;
	};

	iprocslow: iprocslow {
	#clock-cells = <0>;
	compatible = "fixed-factor-clock";
	clocks = <&genpll BCM_NSP_GENPLL_IPROCFAST_CLK>;
	clock-div = <4>;
	clock-mult = <1>;
	};

	periph_clk: periph_clk {
	#clock-cells = <0>;
	compatible = "fixed-factor-clock";
	clocks = <&a9pll>;
	clock-div = <2>;
	clock-mult = <1>;
	};
	};

	axi@18000000 {
	compatible = "simple-bus";
	ranges = <0x00000000 0x18000000 0x0011c40c>;
	#address-cells = <1>;
	#size-cells = <1>;

	gpioa: gpio@20 {
	compatible = "brcm,nsp-gpio-a";
	reg = <0x0020 0x70>,
	<0x3f1c4 0x1c>;
	#gpio-cells = <2>;
	gpio-controller;
	ngpios = <32>;
	interrupt-controller;
	interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
	gpio-ranges = <&pinctrl 0 0 32>;
	};

	uart0: serial@300 {
	compatible = "ns16550a";
	reg = <0x0300 0x100>;
	interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
	clocks = <&osc>;
	status = "disabled";
	};

	uart1: serial@400 {
	compatible = "ns16550a";
	reg = <0x0400 0x100>;
	interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
	clocks = <&osc>;
	status = "disabled";
	};

	dma: dma@20000 {
	compatible = "arm,pl330", "arm,primecell";
	reg = <0x20000 0x1000>;
	interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
	clocks = <&iprocslow>;
	clock-names = "apb_pclk";
	#dma-cells = <1>;
	dma-coherent;
	status = "disabled";
	};

	sdio: sdhci@21000 {
	compatible = "brcm,sdhci-iproc-cygnus";
	reg = <0x21000 0x100>;
	interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
	sdhci,auto-cmd12;
	clocks = <&lcpll0 BCM_NSP_LCPLL0_SDIO_CLK>;
	dma-coherent;
	status = "disabled";
	};

	amac0: ethernet@22000 {
	compatible = "brcm,nsp-amac";
	reg = <0x022000 0x1000>,
	<0x110000 0x1000>;
	reg-names = "amac_base", "idm_base";
	interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
	dma-coherent;
	status = "disabled";
	};

	amac1: ethernet@23000 {
	compatible = "brcm,nsp-amac";
	reg = <0x023000 0x1000>,
	<0x111000 0x1000>;
	reg-names = "amac_base", "idm_base";
	interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
	dma-coherent;
	status = "disabled";
	};

	amac2: ethernet@24000 {
	compatible = "brcm,nsp-amac";
	reg = <0x024000 0x1000>,
	<0x112000 0x1000>;
	reg-names = "amac_base", "idm_base";
	interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
	dma-coherent;
	status = "disabled";
	};

	mailbox: mailbox@25c00 {
	compatible = "brcm,iproc-fa2-mbox";
	reg = <0x25c00 0x400>;
	interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
	#mbox-cells = <1>;
	brcm,rx-status-len = <32>;
	brcm,use-bcm-hdr;
	dma-coherent;
	};

	nand_controller: nand-controller@26000 {
	compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1";
	reg = <0x026000 0x600>,
	<0x11b408 0x600>,
	<0x026f00 0x20>;
	reg-names = "nand", "iproc-idm", "iproc-ext";
	interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;

	#address-cells = <1>;
	#size-cells = <0>;

	brcm,nand-has-wp;
	};

	qspi: spi@27200 {
	compatible = "brcm,spi-nsp-qspi", "brcm,spi-bcm-qspi";
	reg = <0x027200 0x184>,
	<0x027000 0x124>,
	<0x11c408 0x004>,
	<0x0273a0 0x01c>;
	reg-names = "mspi", "bspi", "intr_regs",
	"intr_status_reg";
	interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-names = "spi_lr_fullness_reached",
	"spi_lr_session_aborted",
	"spi_lr_impatient",
	"spi_lr_session_done",
	"spi_lr_overhead",
	"mspi_done",
	"mspi_halted";
	clocks = <&iprocmed>;
	clock-names = "iprocmed";
	num-cs = <2>;
	#address-cells = <1>;
	#size-cells = <0>;
	};

	xhci: usb@29000 {
	compatible = "generic-xhci";
	reg = <0x29000 0x1000>;
	interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
	phys = <&usb3_phy>;
	phy-names = "usb3-phy";
	dma-coherent;
	status = "disabled";
	};

	ehci0: usb@2a000 {
	compatible = "generic-ehci";
	reg = <0x2a000 0x100>;
	interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
	dma-coherent;
	status = "disabled";
	};

	ohci0: usb@2b000 {
	compatible = "generic-ohci";
	reg = <0x2b000 0x100>;
	interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
	dma-coherent;
	status = "disabled";
	};

	crypto@2f000 {
	compatible = "brcm,spum-nsp-crypto";
	reg = <0x2f000 0x900>;
	mboxes = <&mailbox 0>;
	};

	gpiob: gpio@30000 {
	compatible = "brcm,iproc-nsp-gpio", "brcm,iproc-gpio";
	reg = <0x30000 0x50>;
	#gpio-cells = <2>;
	gpio-controller;
	ngpios = <4>;
	interrupt-controller;
	interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
	};

	pwm: pwm@31000 {
	compatible = "brcm,iproc-pwm";
	reg = <0x31000 0x28>;
	clocks = <&osc>;
	#pwm-cells = <3>;
	status = "disabled";
	};

	rng: rng@33000 {
	compatible = "brcm,bcm-nsp-rng";
	reg = <0x33000 0x14>;
	};

	ccbtimer0: timer@34000 {
	compatible = "arm,sp804", "arm,primecell";
	reg = <0x34000 0x1000>;
	interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
	clocks = <&iprocslow>;
	clock-names = "apb_pclk";
	};

	ccbtimer1: timer@35000 {
	compatible = "arm,sp804", "arm,primecell";
	reg = <0x35000 0x1000>;
	interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
	clocks = <&iprocslow>;
	clock-names = "apb_pclk";
	};

	srab: ethernet-switch@36000 {
	compatible = "brcm,nsp-srab";
	reg = <0x36000 0x1000>,
	<0x3f308 0x8>,
	<0x3f410 0xc>;
	reg-names = "srab", "mux_config", "sgmii_config";
	interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-names = "link_state_p0",
	"link_state_p1",
	"link_state_p2",
	"link_state_p3",
	"link_state_p4",
	"link_state_p5",
	"link_state_p7",
	"link_state_p8",
	"phy",
	"ts",
	"imp_sleep_timer_p5",
	"imp_sleep_timer_p7",
	"imp_sleep_timer_p8";
	status = "disabled";

	/* ports are defined in board DTS */
	ports {
	#address-cells = <1>;
	#size-cells = <0>;
	};
	};

	i2c0: i2c@38000 {
	compatible = "brcm,iproc-i2c";
	reg = <0x38000 0x50>;
	#address-cells = <1>;
	#size-cells = <0>;
	interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
	clock-frequency = <100000>;
	dma-coherent;
	status = "disabled";
	};

	watchdog@39000 {
	compatible = "arm,sp805", "arm,primecell";
	reg = <0x39000 0x1000>;
	interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
	clocks = <&iprocslow>, <&iprocslow>;
	clock-names = "wdog_clk", "apb_pclk";
	};

	lcpll0: lcpll0@3f100 {
	#clock-cells = <1>;
	compatible = "brcm,nsp-lcpll0";
	reg = <0x3f100 0x14>;
	clocks = <&osc>;
	clock-output-names = "lcpll0", "pcie_phy", "sdio",
	"ddr_phy";
	};

	genpll: genpll@3f140 {
	#clock-cells = <1>;
	compatible = "brcm,nsp-genpll";
	reg = <0x3f140 0x24>;
	clocks = <&osc>;
	clock-output-names = "genpll", "phy", "ethernetclk",
	"usbclk", "iprocfast", "sata1",
	"sata2";
	};

	pinctrl: pinctrl@3f1c0 {
	compatible = "brcm,nsp-pinmux";
	reg = <0x3f1c0 0x04>,
	<0x30028 0x04>,
	<0x3f408 0x04>;
	};

	thermal: thermal@3f2c0 {
	compatible = "brcm,ns-thermal";
	reg = <0x3f2c0 0x10>;
	#thermal-sensor-cells = <0>;
	};

	sata_phy: sata_phy@40100 {
	compatible = "brcm,iproc-nsp-sata-phy";
	reg = <0x40100 0x340>;
	reg-names = "phy";
	#address-cells = <1>;
	#size-cells = <0>;

	sata_phy0: sata-phy@0 {
	reg = <0>;
	#phy-cells = <0>;
	status = "disabled";
	};

	sata_phy1: sata-phy@1 {
	reg = <1>;
	#phy-cells = <0>;
	status = "disabled";
	};
	};

	sata: ahci@41000 {
	compatible = "brcm,bcm-nsp-ahci";
	reg-names = "ahci", "top-ctrl";
	reg = <0x41000 0x1000>, <0x40020 0x1c>;
	interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
	#address-cells = <1>;
	#size-cells = <0>;
	dma-coherent;
	status = "disabled";

	sata0: sata-port@0 {
	reg = <0>;
	phys = <&sata_phy0>;
	phy-names = "sata-phy";
	};

	sata1: sata-port@1 {
	reg = <1>;
	phys = <&sata_phy1>;
	phy-names = "sata-phy";
	};
	};

	usb3_phy: usb3-phy@104000 {
	compatible = "brcm,ns-bx-usb3-phy";
	reg = <0x104000 0x1000>,
	<0x032000 0x1000>;
	reg-names = "dmp", "ccb-mii";
	#phy-cells = <0>;
	status = "disabled";
	};
	};

	pcie0: pcie@18012000 {
	compatible = "brcm,iproc-pcie";
	reg = <0x18012000 0x1000>;

	#interrupt-cells = <1>;
	interrupt-map-mask = <0 0 0 0>;
	interrupt-map = <0 0 0 0 &gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;

	linux,pci-domain = <0>;

	bus-range = <0x00 0xff>;

	#address-cells = <3>;
	#size-cells = <2>;
	device_type = "pci";

	/* Note: The HW does not support I/O resources. So,
	* only the memory resource range is being specified.
	*/
	ranges = <0x82000000 0 0x08000000 0x08000000 0 0x8000000>;

	dma-coherent;
	status = "disabled";

	msi-parent = <&msi0>;
	msi0: msi-controller {
	compatible = "brcm,iproc-msi";
	msi-controller;
	interrupt-parent = <&gic>;
	interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
	brcm,pcie-msi-inten;
	};
	};

	pcie1: pcie@18013000 {
	compatible = "brcm,iproc-pcie";
	reg = <0x18013000 0x1000>;

	#interrupt-cells = <1>;
	interrupt-map-mask = <0 0 0 0>;
	interrupt-map = <0 0 0 0 &gic GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;

	linux,pci-domain = <1>;

	bus-range = <0x00 0xff>;

	#address-cells = <3>;
	#size-cells = <2>;
	device_type = "pci";

	/* Note: The HW does not support I/O resources. So,
	* only the memory resource range is being specified.
	*/
	ranges = <0x82000000 0 0x40000000 0x40000000 0 0x8000000>;

	dma-coherent;
	status = "disabled";

	msi-parent = <&msi1>;
	msi1: msi-controller {
	compatible = "brcm,iproc-msi";
	msi-controller;
	interrupt-parent = <&gic>;
	interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
	brcm,pcie-msi-inten;
	};
	};

	pcie2: pcie@18014000 {
	compatible = "brcm,iproc-pcie";
	reg = <0x18014000 0x1000>;

	#interrupt-cells = <1>;
	interrupt-map-mask = <0 0 0 0>;
	interrupt-map = <0 0 0 0 &gic GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;

	linux,pci-domain = <2>;

	bus-range = <0x00 0xff>;

	#address-cells = <3>;
	#size-cells = <2>;
	device_type = "pci";

	/* Note: The HW does not support I/O resources. So,
	* only the memory resource range is being specified.
	*/
	ranges = <0x82000000 0 0x48000000 0x48000000 0 0x8000000>;

	dma-coherent;
	status = "disabled";

	msi-parent = <&msi2>;
	msi2: msi-controller {
	compatible = "brcm,iproc-msi";
	msi-controller;
	interrupt-parent = <&gic>;
	interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
	<GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
	brcm,pcie-msi-inten;
	};
	};

	thermal-zones {
	cpu-thermal {
	polling-delay-passive = <0>;
	polling-delay = <1000>;
	coefficients = <(-556) 418000>;
	thermal-sensors = <&thermal>;

	trips {
	cpu-crit {
	temperature = <125000>;
	hysteresis = <0>;
	type = "critical";
	};
	};

	cooling-maps {
	};
	};
	};
	};