blob: 61b0bdb615dc60a45dedb385f537131647b0cd9e [file] [log] [blame]
Thomas Gleixnera636cd62019-05-19 15:51:34 +02001// SPDX-License-Identifier: GPL-2.0-or-later
Nicolas Ferre467f1cf2012-01-26 11:59:20 +01002/*
3 * at91sam9g25ek.dts - Device Tree file for AT91SAM9G25-EK board
4 *
5 * Copyright (C) 2012 Atmel,
6 * 2012 Nicolas Ferre <nicolas.ferre@atmel.com>
Nicolas Ferre467f1cf2012-01-26 11:59:20 +01007 */
8/dts-v1/;
Jean-Christophe PLAGNIOL-VILLARD6db64d22013-05-15 01:21:50 +08009#include "at91sam9g25.dtsi"
10#include "at91sam9x5ek.dtsi"
Nicolas Ferre467f1cf2012-01-26 11:59:20 +010011
12/ {
13 model = "Atmel AT91SAM9G25-EK";
14 compatible = "atmel,at91sam9g25ek", "atmel,at91sam9x5ek", "atmel,at91sam9x5", "atmel,at91sam9";
Uwe Kleine-Königb222de02019-08-12 23:27:55 +020015};
Nicolas Ferre509ea1b2013-03-22 14:47:54 +010016
Uwe Kleine-Königb222de02019-08-12 23:27:55 +020017&i2c0 {
18 camera@30 {
19 compatible = "ovti,ov2640";
20 reg = <0x30>;
21 pinctrl-names = "default";
22 pinctrl-0 = <&pinctrl_pck0_as_isi_mck &pinctrl_sensor_power &pinctrl_sensor_reset>;
23 resetb-gpios = <&pioA 7 GPIO_ACTIVE_LOW>;
24 pwdn-gpios = <&pioA 13 GPIO_ACTIVE_HIGH>;
25 clocks = <&pmc PMC_TYPE_SYSTEM 8>;
26 clock-names = "xvclk";
27 assigned-clocks = <&pmc PMC_TYPE_SYSTEM 8>;
28 assigned-clock-rates = <25000000>;
29 status = "okay";
Josh Wu3978d6b2015-02-12 16:06:25 +080030
Uwe Kleine-Königb222de02019-08-12 23:27:55 +020031 port {
32 ov2640_0: endpoint {
33 remote-endpoint = <&isi_0>;
34 bus-width = <8>;
Josh Wu3978d6b2015-02-12 16:06:25 +080035 };
Nicolas Ferre509ea1b2013-03-22 14:47:54 +010036 };
37 };
Nicolas Ferre467f1cf2012-01-26 11:59:20 +010038};
Uwe Kleine-Königb222de02019-08-12 23:27:55 +020039
40&isi {
41 status = "okay";
42
43 port {
44 isi_0: endpoint@0 {
45 reg = <0>;
46 remote-endpoint = <&ov2640_0>;
47 bus-width = <8>;
48 vsync-active = <1>;
49 hsync-active = <1>;
50 };
51 };
52};
53
54&macb0 {
55 phy-mode = "rmii";
56 status = "okay";
57};
58
59&mmc1 {
60 status = "disabled";
61};
62
63&spi0 {
64 status = "disabled";
65};