blob: e7d850e04782df409e5f096ba775ebf441731cc3 [file] [log] [blame]
Greg Kroah-Hartmanb2441312017-11-01 15:07:57 +01001/* SPDX-License-Identifier: GPL-2.0 */
Russell Kinga09e64f2008-08-05 16:14:15 +01002/*
3 * arch/arm/mach-ep93xx/include/mach/hardware.h
4 */
Hubert Feurstein43234b12009-11-17 18:10:48 +01005
Russell Kinga09e64f2008-08-05 16:14:15 +01006#ifndef __ASM_ARCH_HARDWARE_H
7#define __ASM_ARCH_HARDWARE_H
8
Arnd Bergmann5b7cc902019-04-15 22:17:12 +02009#include "platform.h"
Russell Kinga09e64f2008-08-05 16:14:15 +010010
Hartley Sweeten701fac82009-06-30 23:06:43 +010011/*
12 * The EP93xx has two external crystal oscillators. To generate the
13 * required high-frequency clocks, the processor uses two phase-locked-
14 * loops (PLLs) to multiply the incoming external clock signal to much
15 * higher frequencies that are then divided down by programmable dividers
16 * to produce the needed clocks. The PLLs operate independently of one
17 * another.
18 */
19#define EP93XX_EXT_CLK_RATE 14745600
20#define EP93XX_EXT_RTC_RATE 32768
21
22#define EP93XX_KEYTCHCLK_DIV4 (EP93XX_EXT_CLK_RATE / 4)
23#define EP93XX_KEYTCHCLK_DIV16 (EP93XX_EXT_CLK_RATE / 16)
24
Russell Kinga09e64f2008-08-05 16:14:15 +010025#endif