blob: 74098142cb2cc493ca25ae3e84b510075ad2cdbd [file] [log] [blame]
Hirokazu Takata23680862005-06-21 17:16:10 -07001/*
Hirokazu Takata3264f972007-08-01 21:09:31 +09002 * linux/arch/m32r/platforms/mappi3/setup.c
Hirokazu Takata23680862005-06-21 17:16:10 -07003 *
4 * Setup routines for Renesas MAPPI-III(M3A-2170) Board
5 *
Hirokazu Takata316240f2005-07-07 17:59:32 -07006 * Copyright (c) 2001-2005 Hiroyuki Kondo, Hirokazu Takata,
7 * Hitoshi Yamamoto, Mamoru Sakugawa
Hirokazu Takata23680862005-06-21 17:16:10 -07008 */
9
Hirokazu Takata23680862005-06-21 17:16:10 -070010#include <linux/irq.h>
11#include <linux/kernel.h>
12#include <linux/init.h>
Russell Kingd052d1b2005-10-29 19:07:23 +010013#include <linux/platform_device.h>
Hirokazu Takata23680862005-06-21 17:16:10 -070014
15#include <asm/system.h>
16#include <asm/m32r.h>
17#include <asm/io.h>
18
19#define irq2port(x) (M32R_ICU_CR1_PORTL + ((x - 1) * sizeof(unsigned long)))
20
Hirokazu Takata23680862005-06-21 17:16:10 -070021icu_data_t icu_data[NR_IRQS];
22
23static void disable_mappi3_irq(unsigned int irq)
24{
25 unsigned long port, data;
26
27 if ((irq == 0) ||(irq >= NR_IRQS)) {
28 printk("bad irq 0x%08x\n", irq);
29 return;
30 }
31 port = irq2port(irq);
32 data = icu_data[irq].icucr|M32R_ICUCR_ILEVEL7;
33 outl(data, port);
34}
35
36static void enable_mappi3_irq(unsigned int irq)
37{
38 unsigned long port, data;
39
40 if ((irq == 0) ||(irq >= NR_IRQS)) {
41 printk("bad irq 0x%08x\n", irq);
42 return;
43 }
44 port = irq2port(irq);
45 data = icu_data[irq].icucr|M32R_ICUCR_IEN|M32R_ICUCR_ILEVEL6;
46 outl(data, port);
47}
48
49static void mask_and_ack_mappi3(unsigned int irq)
50{
51 disable_mappi3_irq(irq);
52}
53
54static void end_mappi3_irq(unsigned int irq)
55{
56 enable_mappi3_irq(irq);
57}
58
59static unsigned int startup_mappi3_irq(unsigned int irq)
60{
61 enable_mappi3_irq(irq);
62 return (0);
63}
64
65static void shutdown_mappi3_irq(unsigned int irq)
66{
67 unsigned long port;
68
69 port = irq2port(irq);
70 outl(M32R_ICUCR_ILEVEL7, port);
71}
72
Thomas Gleixner189e91f2009-06-16 15:33:26 -070073static struct irq_chip mappi3_irq_type =
Hirokazu Takata23680862005-06-21 17:16:10 -070074{
Thomas Gleixnerd1ea13c2010-09-23 18:40:07 +020075 .name = "MAPPI3-IRQ",
Hirokazu Takata6f973b02005-06-21 17:16:13 -070076 .startup = startup_mappi3_irq,
77 .shutdown = shutdown_mappi3_irq,
78 .enable = enable_mappi3_irq,
79 .disable = disable_mappi3_irq,
80 .ack = mask_and_ack_mappi3,
81 .end = end_mappi3_irq
Hirokazu Takata23680862005-06-21 17:16:10 -070082};
83
84void __init init_IRQ(void)
85{
86#if defined(CONFIG_SMC91X)
87 /* INT0 : LAN controller (SMC91111) */
Thomas Gleixner863018a2010-09-22 19:13:16 +020088 set_irq_chip(M32R_IRQ_INT0, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -070089 icu_data[M32R_IRQ_INT0].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD10;
90 disable_mappi3_irq(M32R_IRQ_INT0);
91#endif /* CONFIG_SMC91X */
92
93 /* MFT2 : system timer */
Thomas Gleixner863018a2010-09-22 19:13:16 +020094 set_irq_chip(M32R_IRQ_MFT2, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -070095 icu_data[M32R_IRQ_MFT2].icucr = M32R_ICUCR_IEN;
96 disable_mappi3_irq(M32R_IRQ_MFT2);
97
98#ifdef CONFIG_SERIAL_M32R_SIO
99 /* SIO0_R : uart receive data */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200100 set_irq_chip(M32R_IRQ_SIO0_R, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -0700101 icu_data[M32R_IRQ_SIO0_R].icucr = 0;
102 disable_mappi3_irq(M32R_IRQ_SIO0_R);
103
104 /* SIO0_S : uart send data */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200105 set_irq_chip(M32R_IRQ_SIO0_S, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -0700106 icu_data[M32R_IRQ_SIO0_S].icucr = 0;
107 disable_mappi3_irq(M32R_IRQ_SIO0_S);
108 /* SIO1_R : uart receive data */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200109 set_irq_chip(M32R_IRQ_SIO1_R, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -0700110 icu_data[M32R_IRQ_SIO1_R].icucr = 0;
111 disable_mappi3_irq(M32R_IRQ_SIO1_R);
112
113 /* SIO1_S : uart send data */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200114 set_irq_chip(M32R_IRQ_SIO1_S, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -0700115 icu_data[M32R_IRQ_SIO1_S].icucr = 0;
116 disable_mappi3_irq(M32R_IRQ_SIO1_S);
117#endif /* CONFIG_M32R_USE_DBG_CONSOLE */
118
119#if defined(CONFIG_USB)
120 /* INT1 : USB Host controller interrupt */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200121 set_irq_chip(M32R_IRQ_INT1, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -0700122 icu_data[M32R_IRQ_INT1].icucr = M32R_ICUCR_ISMOD01;
123 disable_mappi3_irq(M32R_IRQ_INT1);
124#endif /* CONFIG_USB */
125
Hirokazu Takataad09d582005-11-28 13:44:00 -0800126 /* CFC IREQ */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200127 set_irq_chip(PLD_IRQ_CFIREQ, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -0700128 icu_data[PLD_IRQ_CFIREQ].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD01;
129 disable_mappi3_irq(PLD_IRQ_CFIREQ);
130
131#if defined(CONFIG_M32R_CFC)
Hirokazu Takataad09d582005-11-28 13:44:00 -0800132 /* ICUCR41: CFC Insert & eject */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200133 set_irq_chip(PLD_IRQ_CFC_INSERT, &mappi3_irq_type);
Hirokazu Takata23680862005-06-21 17:16:10 -0700134 icu_data[PLD_IRQ_CFC_INSERT].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD00;
135 disable_mappi3_irq(PLD_IRQ_CFC_INSERT);
136
Hirokazu Takata23680862005-06-21 17:16:10 -0700137#endif /* CONFIG_M32R_CFC */
Hirokazu Takataad09d582005-11-28 13:44:00 -0800138
139 /* IDE IREQ */
Thomas Gleixner863018a2010-09-22 19:13:16 +0200140 set_irq_chip(PLD_IRQ_IDEIREQ, &mappi3_irq_type);
Hirokazu Takataad09d582005-11-28 13:44:00 -0800141 icu_data[PLD_IRQ_IDEIREQ].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD10;
142 disable_mappi3_irq(PLD_IRQ_IDEIREQ);
143
Hirokazu Takata23680862005-06-21 17:16:10 -0700144}
145
Hirokazu Takata316240f2005-07-07 17:59:32 -0700146#if defined(CONFIG_SMC91X)
147
Hirokazu Takata23680862005-06-21 17:16:10 -0700148#define LAN_IOSTART 0x300
149#define LAN_IOEND 0x320
150static struct resource smc91x_resources[] = {
151 [0] = {
152 .start = (LAN_IOSTART),
153 .end = (LAN_IOEND),
154 .flags = IORESOURCE_MEM,
155 },
156 [1] = {
157 .start = M32R_IRQ_INT0,
158 .end = M32R_IRQ_INT0,
159 .flags = IORESOURCE_IRQ,
160 }
161};
162
163static struct platform_device smc91x_device = {
164 .name = "smc91x",
165 .id = 0,
166 .num_resources = ARRAY_SIZE(smc91x_resources),
167 .resource = smc91x_resources,
168};
169
Hirokazu Takata316240f2005-07-07 17:59:32 -0700170#endif
171
172#if defined(CONFIG_FB_S1D13XXX)
173
174#include <video/s1d13xxxfb.h>
175#include <asm/s1d13806.h>
176
177static struct s1d13xxxfb_pdata s1d13xxxfb_data = {
178 .initregs = s1d13xxxfb_initregs,
179 .initregssize = ARRAY_SIZE(s1d13xxxfb_initregs),
180 .platform_init_video = NULL,
181#ifdef CONFIG_PM
182 .platform_suspend_video = NULL,
183 .platform_resume_video = NULL,
184#endif
185};
186
187static struct resource s1d13xxxfb_resources[] = {
188 [0] = {
189 .start = 0x1d600000UL,
190 .end = 0x1d73FFFFUL,
191 .flags = IORESOURCE_MEM,
192 },
193 [1] = {
194 .start = 0x1d400000UL,
195 .end = 0x1d4001FFUL,
196 .flags = IORESOURCE_MEM,
197 }
198};
199
200static struct platform_device s1d13xxxfb_device = {
201 .name = S1D_DEVICENAME,
202 .id = 0,
203 .dev = {
204 .platform_data = &s1d13xxxfb_data,
205 },
206 .num_resources = ARRAY_SIZE(s1d13xxxfb_resources),
207 .resource = s1d13xxxfb_resources,
208};
209#endif
210
Hirokazu Takata23680862005-06-21 17:16:10 -0700211static int __init platform_init(void)
212{
Hirokazu Takata316240f2005-07-07 17:59:32 -0700213#if defined(CONFIG_SMC91X)
Hirokazu Takata23680862005-06-21 17:16:10 -0700214 platform_device_register(&smc91x_device);
Hirokazu Takata316240f2005-07-07 17:59:32 -0700215#endif
216#if defined(CONFIG_FB_S1D13XXX)
217 platform_device_register(&s1d13xxxfb_device);
218#endif
Hirokazu Takata23680862005-06-21 17:16:10 -0700219 return 0;
220}
221arch_initcall(platform_init);