blob: c80e8a3402f0f5e744d323c0611dec9727f4930e [file] [log] [blame]
Nicolas Ferrec5115952011-10-17 14:56:41 +02001* Atmel Direct Memory Access Controller (DMA)
2
3Required properties:
Ludovic Desrochesbbe89c82013-04-19 09:11:18 +00004- compatible: Should be "atmel,<chip>-dma".
5- reg: Should contain DMA registers location and length.
6- interrupts: Should contain DMA interrupt.
7- #dma-cells: Must be <2>, used to represent the number of integer cells in
8the dmas property of client devices.
Nicolas Ferrec5115952011-10-17 14:56:41 +02009
Ludovic Desrochesbbe89c82013-04-19 09:11:18 +000010Example:
Nicolas Ferrec5115952011-10-17 14:56:41 +020011
Ludovic Desrochesbbe89c82013-04-19 09:11:18 +000012dma0: dma@ffffec00 {
Nicolas Ferrec5115952011-10-17 14:56:41 +020013 compatible = "atmel,at91sam9g45-dma";
14 reg = <0xffffec00 0x200>;
15 interrupts = <21>;
Ludovic Desrochesbbe89c82013-04-19 09:11:18 +000016 #dma-cells = <2>;
17};
18
19DMA clients connected to the Atmel DMA controller must use the format
20described in the dma.txt file, using a three-cell specifier for each channel:
21a phandle plus two interger cells.
22The three cells in order are:
23
241. A phandle pointing to the DMA controller.
252. The memory interface (16 most significant bits), the peripheral interface
26(16 less significant bits).
273. The peripheral identifier for the hardware handshaking interface. The
28identifier can be different for tx and rx.
29
30Example:
31
32i2c0@i2c@f8010000 {
33 compatible = "atmel,at91sam9x5-i2c";
34 reg = <0xf8010000 0x100>;
35 interrupts = <9 4 6>;
36 dmas = <&dma0 1 7>,
37 <&dma0 1 8>;
38 dma-names = "tx", "rx";
Nicolas Ferrec5115952011-10-17 14:56:41 +020039};