blob: a99f4884742058ab6820b8f9cd5e086326caabb5 [file] [log] [blame]
Jianwei Wang109eee22015-08-19 22:19:49 -04001/*
2 * Copyright 2015 Freescale Semiconductor, Inc.
3 *
4 * Freescale DCU drm device driver
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 */
11
12#include <linux/regmap.h>
13
14#include <drm/drmP.h>
15#include <drm/drm_atomic_helper.h>
16#include <drm/drm_crtc.h>
17#include <drm/drm_crtc_helper.h>
18#include <drm/drm_fb_cma_helper.h>
19#include <drm/drm_gem_cma_helper.h>
20#include <drm/drm_plane_helper.h>
21
22#include "fsl_dcu_drm_drv.h"
23#include "fsl_dcu_drm_plane.h"
24
25static int fsl_dcu_drm_plane_index(struct drm_plane *plane)
26{
27 struct fsl_dcu_drm_device *fsl_dev = plane->dev->dev_private;
28 unsigned int total_layer = fsl_dev->soc->total_layer;
29 unsigned int index;
30
31 index = drm_plane_index(plane);
32 if (index < total_layer)
33 return total_layer - index - 1;
34
35 dev_err(fsl_dev->dev, "No more layer left\n");
36 return -EINVAL;
37}
38
39static int fsl_dcu_drm_plane_atomic_check(struct drm_plane *plane,
40 struct drm_plane_state *state)
41{
42 struct drm_framebuffer *fb = state->fb;
43
Meng Yia36c9862016-01-06 12:12:05 +080044 if (!state->fb || !state->crtc)
45 return 0;
46
Jianwei Wang109eee22015-08-19 22:19:49 -040047 switch (fb->pixel_format) {
48 case DRM_FORMAT_RGB565:
49 case DRM_FORMAT_RGB888:
Stefan Agner69855812015-11-18 14:47:35 -080050 case DRM_FORMAT_XRGB8888:
Jianwei Wang109eee22015-08-19 22:19:49 -040051 case DRM_FORMAT_ARGB8888:
Stefan Agner69855812015-11-18 14:47:35 -080052 case DRM_FORMAT_XRGB4444:
53 case DRM_FORMAT_ARGB4444:
54 case DRM_FORMAT_XRGB1555:
Jianwei Wang109eee22015-08-19 22:19:49 -040055 case DRM_FORMAT_ARGB1555:
56 case DRM_FORMAT_YUV422:
57 return 0;
58 default:
59 return -EINVAL;
60 }
61}
62
63static void fsl_dcu_drm_plane_atomic_disable(struct drm_plane *plane,
64 struct drm_plane_state *old_state)
65{
66 struct fsl_dcu_drm_device *fsl_dev = plane->dev->dev_private;
Andrzej Hajda14d11b82015-09-21 15:33:47 +020067 unsigned int value;
Stefan Agnere291d292015-11-18 16:50:55 -080068 int index;
Jianwei Wang109eee22015-08-19 22:19:49 -040069
70 index = fsl_dcu_drm_plane_index(plane);
71 if (index < 0)
72 return;
73
Stefan Agnere291d292015-11-18 16:50:55 -080074 regmap_read(fsl_dev->regmap, DCU_CTRLDESCLN(index, 4), &value);
Jianwei Wang109eee22015-08-19 22:19:49 -040075 value &= ~DCU_LAYER_EN;
Stefan Agnere291d292015-11-18 16:50:55 -080076 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 4), value);
Jianwei Wang109eee22015-08-19 22:19:49 -040077}
78
79static void fsl_dcu_drm_plane_atomic_update(struct drm_plane *plane,
80 struct drm_plane_state *old_state)
81
82{
83 struct fsl_dcu_drm_device *fsl_dev = plane->dev->dev_private;
84 struct drm_plane_state *state = plane->state;
85 struct drm_framebuffer *fb = plane->state->fb;
86 struct drm_gem_cma_object *gem;
Stefan Agner69855812015-11-18 14:47:35 -080087 unsigned int alpha = DCU_LAYER_AB_NONE, bpp;
Stefan Agnere291d292015-11-18 16:50:55 -080088 int index;
Jianwei Wang109eee22015-08-19 22:19:49 -040089
90 if (!fb)
91 return;
92
93 index = fsl_dcu_drm_plane_index(plane);
94 if (index < 0)
95 return;
96
97 gem = drm_fb_cma_get_gem_obj(fb, 0);
98
99 switch (fb->pixel_format) {
100 case DRM_FORMAT_RGB565:
101 bpp = FSL_DCU_RGB565;
Jianwei Wang109eee22015-08-19 22:19:49 -0400102 break;
103 case DRM_FORMAT_RGB888:
104 bpp = FSL_DCU_RGB888;
Jianwei Wang109eee22015-08-19 22:19:49 -0400105 break;
106 case DRM_FORMAT_ARGB8888:
Stefan Agner69855812015-11-18 14:47:35 -0800107 alpha = DCU_LAYER_AB_WHOLE_FRAME;
108 /* fall-through */
109 case DRM_FORMAT_XRGB8888:
Jianwei Wang109eee22015-08-19 22:19:49 -0400110 bpp = FSL_DCU_ARGB8888;
Jianwei Wang109eee22015-08-19 22:19:49 -0400111 break;
Stefan Agner69855812015-11-18 14:47:35 -0800112 case DRM_FORMAT_ARGB4444:
113 alpha = DCU_LAYER_AB_WHOLE_FRAME;
114 /* fall-through */
115 case DRM_FORMAT_XRGB4444:
Jianwei Wang109eee22015-08-19 22:19:49 -0400116 bpp = FSL_DCU_ARGB4444;
Jianwei Wang109eee22015-08-19 22:19:49 -0400117 break;
118 case DRM_FORMAT_ARGB1555:
Stefan Agner69855812015-11-18 14:47:35 -0800119 alpha = DCU_LAYER_AB_WHOLE_FRAME;
120 /* fall-through */
121 case DRM_FORMAT_XRGB1555:
Jianwei Wang109eee22015-08-19 22:19:49 -0400122 bpp = FSL_DCU_ARGB1555;
Jianwei Wang109eee22015-08-19 22:19:49 -0400123 break;
124 case DRM_FORMAT_YUV422:
125 bpp = FSL_DCU_YUV422;
Jianwei Wang109eee22015-08-19 22:19:49 -0400126 break;
127 default:
128 return;
129 }
130
Stefan Agnere291d292015-11-18 16:50:55 -0800131 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 1),
132 DCU_LAYER_HEIGHT(state->crtc_h) |
133 DCU_LAYER_WIDTH(state->crtc_w));
134 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 2),
135 DCU_LAYER_POSY(state->crtc_y) |
136 DCU_LAYER_POSX(state->crtc_x));
137 regmap_write(fsl_dev->regmap,
138 DCU_CTRLDESCLN(index, 3), gem->paddr);
139 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 4),
140 DCU_LAYER_EN |
Stefan Agner69855812015-11-18 14:47:35 -0800141 DCU_LAYER_TRANS(0xff) |
Stefan Agnere291d292015-11-18 16:50:55 -0800142 DCU_LAYER_BPP(bpp) |
Stefan Agner69855812015-11-18 14:47:35 -0800143 alpha);
Stefan Agnere291d292015-11-18 16:50:55 -0800144 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 5),
145 DCU_LAYER_CKMAX_R(0xFF) |
146 DCU_LAYER_CKMAX_G(0xFF) |
147 DCU_LAYER_CKMAX_B(0xFF));
148 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 6),
149 DCU_LAYER_CKMIN_R(0) |
150 DCU_LAYER_CKMIN_G(0) |
151 DCU_LAYER_CKMIN_B(0));
152 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 7), 0);
153 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 8),
154 DCU_LAYER_FG_FCOLOR(0));
155 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 9),
156 DCU_LAYER_BG_BCOLOR(0));
Jianwei Wang109eee22015-08-19 22:19:49 -0400157
Stefan Agnere291d292015-11-18 16:50:55 -0800158 if (!strcmp(fsl_dev->soc->name, "ls1021a")) {
159 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 10),
160 DCU_LAYER_POST_SKIP(0) |
161 DCU_LAYER_PRE_SKIP(0));
162 }
Stefan Agnere291d292015-11-18 16:50:55 -0800163
164 return;
Jianwei Wang109eee22015-08-19 22:19:49 -0400165}
166
Jianwei Wang109eee22015-08-19 22:19:49 -0400167static const struct drm_plane_helper_funcs fsl_dcu_drm_plane_helper_funcs = {
168 .atomic_check = fsl_dcu_drm_plane_atomic_check,
169 .atomic_disable = fsl_dcu_drm_plane_atomic_disable,
170 .atomic_update = fsl_dcu_drm_plane_atomic_update,
Jianwei Wang109eee22015-08-19 22:19:49 -0400171};
172
173static void fsl_dcu_drm_plane_destroy(struct drm_plane *plane)
174{
175 drm_plane_cleanup(plane);
Stefan Agner72cc05a2015-11-16 15:43:34 -0800176 kfree(plane);
Jianwei Wang109eee22015-08-19 22:19:49 -0400177}
178
179static const struct drm_plane_funcs fsl_dcu_drm_plane_funcs = {
180 .atomic_duplicate_state = drm_atomic_helper_plane_duplicate_state,
181 .atomic_destroy_state = drm_atomic_helper_plane_destroy_state,
182 .destroy = fsl_dcu_drm_plane_destroy,
183 .disable_plane = drm_atomic_helper_disable_plane,
184 .reset = drm_atomic_helper_plane_reset,
185 .update_plane = drm_atomic_helper_update_plane,
186};
187
188static const u32 fsl_dcu_drm_plane_formats[] = {
189 DRM_FORMAT_RGB565,
190 DRM_FORMAT_RGB888,
Stefan Agner69855812015-11-18 14:47:35 -0800191 DRM_FORMAT_XRGB8888,
Jianwei Wang109eee22015-08-19 22:19:49 -0400192 DRM_FORMAT_ARGB8888,
Stefan Agner69855812015-11-18 14:47:35 -0800193 DRM_FORMAT_XRGB4444,
Jianwei Wang109eee22015-08-19 22:19:49 -0400194 DRM_FORMAT_ARGB4444,
Stefan Agner69855812015-11-18 14:47:35 -0800195 DRM_FORMAT_XRGB1555,
Jianwei Wang109eee22015-08-19 22:19:49 -0400196 DRM_FORMAT_ARGB1555,
197 DRM_FORMAT_YUV422,
198};
199
Stefan Agner1277f802016-02-11 16:51:49 -0800200void fsl_dcu_drm_init_planes(struct drm_device *dev)
201{
202 struct fsl_dcu_drm_device *fsl_dev = dev->dev_private;
203 int i, j;
204
205 for (i = 0; i < fsl_dev->soc->total_layer; i++) {
206 for (j = 1; j <= fsl_dev->soc->layer_regs; j++)
207 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(i, j), 0);
208 }
Stefan Agner1277f802016-02-11 16:51:49 -0800209}
210
Jianwei Wang109eee22015-08-19 22:19:49 -0400211struct drm_plane *fsl_dcu_drm_primary_create_plane(struct drm_device *dev)
212{
213 struct drm_plane *primary;
214 int ret;
215
216 primary = kzalloc(sizeof(*primary), GFP_KERNEL);
217 if (!primary) {
218 DRM_DEBUG_KMS("Failed to allocate primary plane\n");
219 return NULL;
220 }
221
222 /* possible_crtc's will be filled in later by crtc_init */
223 ret = drm_universal_plane_init(dev, primary, 0,
224 &fsl_dcu_drm_plane_funcs,
225 fsl_dcu_drm_plane_formats,
226 ARRAY_SIZE(fsl_dcu_drm_plane_formats),
Ville Syrjäläb0b3b792015-12-09 16:19:55 +0200227 DRM_PLANE_TYPE_PRIMARY, NULL);
Jianwei Wang109eee22015-08-19 22:19:49 -0400228 if (ret) {
229 kfree(primary);
230 primary = NULL;
231 }
232 drm_plane_helper_add(primary, &fsl_dcu_drm_plane_helper_funcs);
233
234 return primary;
235}