blob: eb4174f6ebbd2804c0317fced4c6b5f8db308087 [file] [log] [blame]
Thomas Gleixnerd94d71c2019-05-29 07:12:40 -07001// SPDX-License-Identifier: GPL-2.0-only
Christoffer Dall749cf76c2013-01-20 18:28:06 -05002/*
3 * Copyright (C) 2012 - Virtual Open Systems and Columbia University
4 * Author: Christoffer Dall <c.dall@virtualopensystems.com>
Christoffer Dall749cf76c2013-01-20 18:28:06 -05005 */
6#include <linux/compiler.h>
7#include <linux/errno.h>
8#include <linux/sched.h>
9#include <linux/kvm_host.h>
10#include <linux/kvm.h>
11
12#include <asm/unified.h>
13#include <asm/ptrace.h>
14#include <asm/cputype.h>
15#include <asm/kvm_arm.h>
16#include <asm/kvm_coproc.h>
Marc Zyngier358b28f2018-12-20 11:36:07 +000017#include <asm/kvm_emulate.h>
Christoffer Dall749cf76c2013-01-20 18:28:06 -050018
Anup Patel5ae7f872013-04-30 12:02:15 +053019#include <kvm/arm_arch_timer.h>
20
Christoffer Dall749cf76c2013-01-20 18:28:06 -050021/******************************************************************************
Jonathan Austine8c2d992013-09-26 16:49:28 +010022 * Cortex-A15 and Cortex-A7 Reset Values
Christoffer Dall749cf76c2013-01-20 18:28:06 -050023 */
24
Jonathan Austine8c2d992013-09-26 16:49:28 +010025static struct kvm_regs cortexa_regs_reset = {
Christoffer Dall749cf76c2013-01-20 18:28:06 -050026 .usr_regs.ARM_cpsr = SVC_MODE | PSR_A_BIT | PSR_I_BIT | PSR_F_BIT,
27};
28
29
30/*******************************************************************************
31 * Exported reset function
32 */
33
34/**
35 * kvm_reset_vcpu - sets core registers and cp15 registers to reset value
36 * @vcpu: The VCPU pointer
37 *
38 * This function finds the right table above and sets the registers on the
Andrea Gelmini6a727b02016-05-21 13:48:35 +020039 * virtual CPU struct to their architecturally defined reset values.
Christoffer Dall749cf76c2013-01-20 18:28:06 -050040 */
41int kvm_reset_vcpu(struct kvm_vcpu *vcpu)
42{
Olof Johanssonac570e02013-09-11 15:27:41 -070043 struct kvm_regs *reset_regs;
Christoffer Dall749cf76c2013-01-20 18:28:06 -050044
45 switch (vcpu->arch.target) {
Jonathan Austine8c2d992013-09-26 16:49:28 +010046 case KVM_ARM_TARGET_CORTEX_A7:
Christoffer Dall749cf76c2013-01-20 18:28:06 -050047 case KVM_ARM_TARGET_CORTEX_A15:
Gleb Natapov13acfd52013-10-17 17:04:47 +030048 reset_regs = &cortexa_regs_reset;
Christoffer Dall749cf76c2013-01-20 18:28:06 -050049 vcpu->arch.midr = read_cpuid_id();
50 break;
51 default:
52 return -ENODEV;
53 }
54
55 /* Reset core registers */
Marc Zyngierc2a8dab5072016-01-03 11:26:01 +000056 memcpy(&vcpu->arch.ctxt.gp_regs, reset_regs, sizeof(vcpu->arch.ctxt.gp_regs));
Christoffer Dall749cf76c2013-01-20 18:28:06 -050057
58 /* Reset CP15 registers */
59 kvm_reset_coprocs(vcpu);
60
Marc Zyngier358b28f2018-12-20 11:36:07 +000061 /*
62 * Additional reset state handling that PSCI may have imposed on us.
63 * Must be done after all the sys_reg reset.
64 */
65 if (READ_ONCE(vcpu->arch.reset_state.reset)) {
66 unsigned long target_pc = vcpu->arch.reset_state.pc;
67
68 /* Gracefully handle Thumb2 entry point */
69 if (target_pc & 1) {
70 target_pc &= ~1UL;
71 vcpu_set_thumb(vcpu);
72 }
73
74 /* Propagate caller endianness */
75 if (vcpu->arch.reset_state.be)
76 kvm_vcpu_set_be(vcpu);
77
78 *vcpu_pc(vcpu) = target_pc;
79 vcpu_set_reg(vcpu, 0, vcpu->arch.reset_state.r0);
80
81 vcpu->arch.reset_state.reset = false;
82 }
83
Anup Patel5ae7f872013-04-30 12:02:15 +053084 /* Reset arch_timer context */
Christoffer Dall85e69ad2017-05-02 20:14:06 +020085 return kvm_timer_vcpu_reset(vcpu);
Christoffer Dall749cf76c2013-01-20 18:28:06 -050086}