blob: f32575d4b5aa518d31bae37c720a4790b772b9f7 [file] [log] [blame]
Linus Walleij7c23b0e2019-02-01 19:12:58 +01001# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2# Copyright 2018 Linaro Ltd.
3%YAML 1.2
4---
Rob Herringe1ff7392019-07-26 17:36:52 -06005$id: "http://devicetree.org/schemas/timer/intel,ixp4xx-timer.yaml#"
Linus Walleij7c23b0e2019-02-01 19:12:58 +01006$schema: "http://devicetree.org/meta-schemas/core.yaml#"
7
8title: Intel IXP4xx XScale Networking Processors Timers
9
10maintainers:
11 - Linus Walleij <linus.walleij@linaro.org>
12
13description: This timer is found in the Intel IXP4xx processors.
14
15properties:
16 compatible:
17 items:
18 - const: intel,ixp4xx-timer
19
20 reg:
Rob Herring04992202021-01-04 16:02:53 -070021 maxItems: 1
Linus Walleij7c23b0e2019-02-01 19:12:58 +010022
23 interrupts:
24 minItems: 1
Linus Walleij7c23b0e2019-02-01 19:12:58 +010025 items:
26 - description: Timer 1 interrupt
27 - description: Timer 2 interrupt
28
29required:
30 - compatible
31 - reg
32 - interrupts
33
Rob Herring7f464532020-03-25 16:05:41 -060034additionalProperties: false
35
Linus Walleij7c23b0e2019-02-01 19:12:58 +010036examples:
37 - |
38 #include <dt-bindings/interrupt-controller/irq.h>
39 timer@c8005000 {
40 compatible = "intel,ixp4xx-timer";
41 reg = <0xc8005000 0x100>;
42 interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
43 };